JPS5612743A - Processing method of projection for conductive layer of substrate - Google Patents

Processing method of projection for conductive layer of substrate

Info

Publication number
JPS5612743A
JPS5612743A JP8784179A JP8784179A JPS5612743A JP S5612743 A JPS5612743 A JP S5612743A JP 8784179 A JP8784179 A JP 8784179A JP 8784179 A JP8784179 A JP 8784179A JP S5612743 A JPS5612743 A JP S5612743A
Authority
JP
Japan
Prior art keywords
metal foil
resist
projection
substrate
conductive layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP8784179A
Other languages
English (en)
Japanese (ja)
Other versions
JPS628946B2 (enExample
Inventor
Kazuyoshi Hanihara
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Seiko Epson Corp
Suwa Seikosha KK
Original Assignee
Seiko Epson Corp
Suwa Seikosha KK
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Seiko Epson Corp, Suwa Seikosha KK filed Critical Seiko Epson Corp
Priority to JP8784179A priority Critical patent/JPS5612743A/ja
Publication of JPS5612743A publication Critical patent/JPS5612743A/ja
Publication of JPS628946B2 publication Critical patent/JPS628946B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/82—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected by forming build-up interconnects at chip-level, e.g. for high density interconnects [HDI]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
    • H01L2224/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
    • H01L2224/24—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
    • H01L2224/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
    • H01L2224/24—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
    • H01L2224/241—Disposition
    • H01L2224/24151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/24221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/24225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/24227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the HDI interconnect not connecting to the same level of the item at which the semiconductor or solid-state body is mounted, e.g. the semiconductor or solid-state body being mounted in a cavity or on a protrusion of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01029—Copper [Cu]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation
    • H01L2924/1815—Shape
    • H01L2924/1816—Exposing the passive side of the semiconductor or solid-state body
    • H01L2924/18162—Exposing the passive side of the semiconductor or solid-state body of a chip with build-up interconnect

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Wire Bonding (AREA)
JP8784179A 1979-07-11 1979-07-11 Processing method of projection for conductive layer of substrate Granted JPS5612743A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP8784179A JPS5612743A (en) 1979-07-11 1979-07-11 Processing method of projection for conductive layer of substrate

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP8784179A JPS5612743A (en) 1979-07-11 1979-07-11 Processing method of projection for conductive layer of substrate

Publications (2)

Publication Number Publication Date
JPS5612743A true JPS5612743A (en) 1981-02-07
JPS628946B2 JPS628946B2 (enExample) 1987-02-25

Family

ID=13926127

Family Applications (1)

Application Number Title Priority Date Filing Date
JP8784179A Granted JPS5612743A (en) 1979-07-11 1979-07-11 Processing method of projection for conductive layer of substrate

Country Status (1)

Country Link
JP (1) JPS5612743A (enExample)

Also Published As

Publication number Publication date
JPS628946B2 (enExample) 1987-02-25

Similar Documents

Publication Publication Date Title
EP0238929A3 (en) Process for providing circuit lines on a substrate
JPS5612743A (en) Processing method of projection for conductive layer of substrate
JPS55138864A (en) Method of fabricating semiconductor assembling substrate
GB1497312A (en) Production of printed circuit arrangements
JPS6489588A (en) Manufacture of pc board
JPS6477143A (en) Formation of copper thin film wiring
JPS6481296A (en) Manufacture of printed-circuit board
JPS568834A (en) Manufacture of projection for substrate conductor layer
JPS6448424A (en) Etching method of semiconductor substrate having stepped section
ES2006071A6 (es) Un metodo para formar un circuito sobre una superficie de un sustrato aislante.
JPS5752130A (en) Forming method for electrode
JPS6484224A (en) Electrode forming method
JPS5750459A (en) Manufacture of hybrid integrated circuit
JPS5649541A (en) Multilayer wiring structure for integrated circuit
JPS5421272A (en) Metal photo mask
JPS5219297A (en) Method of manufacturing a metal film resistor
JPS56137622A (en) Forming of cross pattern electrode
JPS56163256A (en) Plating method for printed wiring substrate having iron core
JPS57176728A (en) Forming method for conductor pattern
JPS6481299A (en) Manufacture of surface-mounting printed circuit board
JPS5721837A (en) Manufacture of plural layer wiring structure on integrated circuit
JPS57127911A (en) Thin film magnetic head
JPS57159021A (en) Forming method of pattern
JPS559410A (en) Method of and device for printing etching resist ink to copper through hole substrate
JPS5493971A (en) Production of semiconductor device