JPS554508A - Data processing system - Google Patents
Data processing systemInfo
- Publication number
- JPS554508A JPS554508A JP7639278A JP7639278A JPS554508A JP S554508 A JPS554508 A JP S554508A JP 7639278 A JP7639278 A JP 7639278A JP 7639278 A JP7639278 A JP 7639278A JP S554508 A JPS554508 A JP S554508A
- Authority
- JP
- Japan
- Prior art keywords
- data
- write
- time
- read
- frequency
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01S—RADIO DIRECTION-FINDING; RADIO NAVIGATION; DETERMINING DISTANCE OR VELOCITY BY USE OF RADIO WAVES; LOCATING OR PRESENCE-DETECTING BY USE OF THE REFLECTION OR RERADIATION OF RADIO WAVES; ANALOGOUS ARRANGEMENTS USING OTHER WAVES
- G01S7/00—Details of systems according to groups G01S13/00, G01S15/00, G01S17/00
- G01S7/02—Details of systems according to groups G01S13/00, G01S15/00, G01S17/00 of systems according to group G01S13/00
- G01S7/04—Display arrangements
- G01S7/046—Display arrangements using an intermediate storage device, e.g. a recording/reproducing device
Abstract
PURPOSE:To obtain always stable display luminance, eliminate interference waves owing to proximity waves and ahieve higher speed of data processing and higher reliability by superposing the write and read time of data to a memory device. CONSTITUTION:Analog receiving signal is subjected to A/D conversion 10 and is made to sample data B through a latch FF 12. The data are then supplied to a memory device 14. At this time, the write clock of the same period as sample clock A is supplied to a counter 16 and the logical product of the address data being its output and the write gate signal c is applied as an address to the device 14. The reading from the device 14 is executed at the frequency differing from the write frequency and the output of the latch FF 26 is sent out as the data having been expanded to the time twice the holding time of the data B. By suitably selecting the frequency ratio of the write and read to and from the device 14, the write cycle and read cycle may be executed in the substantially superposed time zone.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP7639278A JPS554508A (en) | 1978-06-26 | 1978-06-26 | Data processing system |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP7639278A JPS554508A (en) | 1978-06-26 | 1978-06-26 | Data processing system |
Related Child Applications (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP60093847A Division JPS6170480A (en) | 1985-05-02 | 1985-05-02 | Data processing system |
JP60093846A Division JPS6170479A (en) | 1985-05-02 | 1985-05-02 | Data processing system |
JP60093848A Division JPS6170481A (en) | 1985-05-02 | 1985-05-02 | Data processing system |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS554508A true JPS554508A (en) | 1980-01-14 |
JPH0255752B2 JPH0255752B2 (en) | 1990-11-28 |
Family
ID=13604037
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP7639278A Granted JPS554508A (en) | 1978-06-26 | 1978-06-26 | Data processing system |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS554508A (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS62147380A (en) * | 1985-12-20 | 1987-07-01 | Tokyo Keiki Co Ltd | Memory controller for digital radar system |
JPH036581U (en) * | 1990-05-09 | 1991-01-22 |
-
1978
- 1978-06-26 JP JP7639278A patent/JPS554508A/en active Granted
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS62147380A (en) * | 1985-12-20 | 1987-07-01 | Tokyo Keiki Co Ltd | Memory controller for digital radar system |
JPH036581U (en) * | 1990-05-09 | 1991-01-22 |
Also Published As
Publication number | Publication date |
---|---|
JPH0255752B2 (en) | 1990-11-28 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
IE841928L (en) | Video graphic dynamic ram | |
JPS554508A (en) | Data processing system | |
JPS51130211A (en) | Musical sound synthesizer | |
JPS53117342A (en) | Memory unit | |
JPS6443894A (en) | Semiconductor memory | |
JPS5532177A (en) | Logic wave generator | |
JPS573141A (en) | Memory device for pipeline operation | |
JPS57103547A (en) | Bit word access circuit | |
JPS5538668A (en) | Memory unit | |
JPS5597075A (en) | Signal delay circuit | |
JPS5572261A (en) | Logic unit | |
SU572923A1 (en) | Frequency-to-code converter | |
JPS54102940A (en) | Information process system | |
JPS56168267A (en) | Logical device | |
JPS5538683A (en) | Mass-storage static shift register | |
SU853635A1 (en) | Device for forming synchronization pulses in data reading | |
JPS54162421A (en) | Information detection method | |
JPS5587357A (en) | Memory circuit device | |
JPS5387718A (en) | Electronic musical instrument | |
JPS52140246A (en) | Information processing unit | |
JPS57172589A (en) | Memory access circuit | |
JPS57138238A (en) | Synchronizing pattern generating circuit | |
JPS54158120A (en) | Signal phase conversion device | |
JPS5513486A (en) | Figure display method | |
JPS5642844A (en) | Bus system input reader |