JPS55146682A - Data transfer system - Google Patents

Data transfer system

Info

Publication number
JPS55146682A
JPS55146682A JP5245879A JP5245879A JPS55146682A JP S55146682 A JPS55146682 A JP S55146682A JP 5245879 A JP5245879 A JP 5245879A JP 5245879 A JP5245879 A JP 5245879A JP S55146682 A JPS55146682 A JP S55146682A
Authority
JP
Japan
Prior art keywords
data
control part
reset
pending
memory
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP5245879A
Other languages
English (en)
Other versions
JPS6410858B2 (ja
Inventor
Kiyoshi Morishima
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp, Nippon Electric Co Ltd filed Critical NEC Corp
Priority to JP5245879A priority Critical patent/JPS55146682A/ja
Publication of JPS55146682A publication Critical patent/JPS55146682A/ja
Publication of JPS6410858B2 publication Critical patent/JPS6410858B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Memory System Of A Hierarchy Structure (AREA)
JP5245879A 1979-05-01 1979-05-01 Data transfer system Granted JPS55146682A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP5245879A JPS55146682A (en) 1979-05-01 1979-05-01 Data transfer system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP5245879A JPS55146682A (en) 1979-05-01 1979-05-01 Data transfer system

Publications (2)

Publication Number Publication Date
JPS55146682A true JPS55146682A (en) 1980-11-15
JPS6410858B2 JPS6410858B2 (ja) 1989-02-22

Family

ID=12915267

Family Applications (1)

Application Number Title Priority Date Filing Date
JP5245879A Granted JPS55146682A (en) 1979-05-01 1979-05-01 Data transfer system

Country Status (1)

Country Link
JP (1) JPS55146682A (ja)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6451545A (en) * 1987-08-21 1989-02-27 Matsushita Electric Ind Co Ltd Memory interference detector
US5377345A (en) * 1992-04-29 1994-12-27 Sun Microsystems, Inc. Methods and apparatus for providing multiple pending operations in a cache consistent multiple processor computer system
JP2002351850A (ja) * 2001-03-22 2002-12-06 Sony Computer Entertainment Inc プロセッサでのデータ処理方法及びデータ処理システム

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5054249A (ja) * 1973-09-11 1975-05-13

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5054249A (ja) * 1973-09-11 1975-05-13

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6451545A (en) * 1987-08-21 1989-02-27 Matsushita Electric Ind Co Ltd Memory interference detector
US5377345A (en) * 1992-04-29 1994-12-27 Sun Microsystems, Inc. Methods and apparatus for providing multiple pending operations in a cache consistent multiple processor computer system
JP2002351850A (ja) * 2001-03-22 2002-12-06 Sony Computer Entertainment Inc プロセッサでのデータ処理方法及びデータ処理システム

Also Published As

Publication number Publication date
JPS6410858B2 (ja) 1989-02-22

Similar Documents

Publication Publication Date Title
KR950008226B1 (ko) 버스트 전송 모드를 갖는 버스 마스터
KR0154533B1 (ko) 데이타 프로세서
US4374410A (en) Data processing system
JPS57105879A (en) Control system for storage device
JPH0195346A (ja) バスマスタ
US4499535A (en) Digital computer system having descriptors for variable length addressing for a plurality of instruction dialects
JPS55146682A (en) Data transfer system
EP0196244A3 (en) Cache mmu system
US4493025A (en) Digital data processing system using unique means for comparing operational results and locations at which such results are to be stored
US4493024A (en) Digital data processing system
JPS559228A (en) Memory request control system
US4493023A (en) Digital data processing system having unique addressing means and means for identifying and accessing operands
JPS54123838A (en) Memory address control unit for data processor
US4532586A (en) Digital data processing system with tripartite description-based addressing multi-level microcode control, and multi-level stacks
EP0326164A3 (en) Parallel computer comprised of processor elements having a local memory and an enhanced data transfer mechanism
JPS55112661A (en) Memory control unit
JPS6448159A (en) Data prefetch system
JPS5627455A (en) Instruction prefetch system using buffer register with byte aligner
JPS55105761A (en) Address conversion system
JPS54128638A (en) Control system for cash memory
JPS5663652A (en) Information processing unit
JPS55108030A (en) Data transfer control system
JPS5671141A (en) Instruction word read control system
JPS52112240A (en) Data processing unit
JPS5616256A (en) Disc cash system