JPS55120155A - Semiconductor lead frame - Google Patents
Semiconductor lead frameInfo
- Publication number
- JPS55120155A JPS55120155A JP2779379A JP2779379A JPS55120155A JP S55120155 A JPS55120155 A JP S55120155A JP 2779379 A JP2779379 A JP 2779379A JP 2779379 A JP2779379 A JP 2779379A JP S55120155 A JPS55120155 A JP S55120155A
- Authority
- JP
- Japan
- Prior art keywords
- lead wires
- lead
- wires
- cutouts
- frames
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49541—Geometry of the lead-frame
- H01L23/49548—Cross section geometry
- H01L23/49551—Cross section geometry characterised by bent parts
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49537—Plurality of lead frames mounted in one device
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0555—Shape
- H01L2224/05552—Shape in top view
- H01L2224/05554—Shape in top view being square
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/49105—Connecting at different heights
- H01L2224/49109—Connecting at different heights outside the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/4912—Layout
- H01L2224/49175—Parallel arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01082—Lead [Pb]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
Landscapes
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Geometry (AREA)
- Lead Frames For Integrated Circuits (AREA)
Abstract
PURPOSE:To reduce the size of a semiconductor decice by separating upper and lower lead frames while eliminating the intervals among a plurality of lead wires arranged in connection to the lead frames and enhancing the arranging density of the lead wires upon providing of cutouts at the lead wires of opposing lead frames. CONSTITUTION:A semiconductor element mount 4 is mounted on a package 5 using a supporting pin 21, and a semiconductor element 31 is carried on the mount 4. In the package 5 internal lead wires 22, 23 connected with all wires 13 to the electrodes of the elements 31 are provided. At this time the lead wires 22, 23 are so formed that there is no gap between the pin 21 and the lead wires 22, 23 in plane but there are upper and lower lead frames 22 and 23 in side view so as to eliminate the short-circuit therebetween. There are then formed cutouts 26 between the external lead wires 21', 22' and 23' of the lead frame 10 facing with the lead wires 22, 23. The internal and the external lead wires are connected by utilizing the cutouts 26.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2779379A JPS55120155A (en) | 1979-03-09 | 1979-03-09 | Semiconductor lead frame |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2779379A JPS55120155A (en) | 1979-03-09 | 1979-03-09 | Semiconductor lead frame |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS55120155A true JPS55120155A (en) | 1980-09-16 |
Family
ID=12230843
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2779379A Pending JPS55120155A (en) | 1979-03-09 | 1979-03-09 | Semiconductor lead frame |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS55120155A (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS61194862A (en) * | 1985-02-25 | 1986-08-29 | Shinko Electric Ind Co Ltd | Lead frame and manufacture thereof |
EP0228869A2 (en) * | 1986-01-06 | 1987-07-15 | AT&T Corp. | Method of manufacturing an electronic component package |
-
1979
- 1979-03-09 JP JP2779379A patent/JPS55120155A/en active Pending
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS61194862A (en) * | 1985-02-25 | 1986-08-29 | Shinko Electric Ind Co Ltd | Lead frame and manufacture thereof |
EP0228869A2 (en) * | 1986-01-06 | 1987-07-15 | AT&T Corp. | Method of manufacturing an electronic component package |
JPS62216350A (en) * | 1986-01-06 | 1987-09-22 | エイ・ティ・アンド・ティ・コーポレーション | Package and manufacture of electronic component |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
IE832368L (en) | A plastics moulded semiconductor device | |
JPS54568A (en) | Semiconductor element | |
JPS56137665A (en) | Semiconductor device | |
JPS55120155A (en) | Semiconductor lead frame | |
JPS5648163A (en) | Lead frame | |
JPS5417666A (en) | Lead frame | |
JPS6480055A (en) | Resin sealed semiconductor device | |
JPS5615084A (en) | Structure of solar battery | |
JPS5759352A (en) | Manufacture of integrated circuit | |
JPS553606A (en) | Photo-semiconductor coupling device and its manufacturing method | |
JPS5364470A (en) | Lead frame of semiconductor device | |
JPS5572065A (en) | Plastic-molded type semiconductor device | |
JPS5455169A (en) | Semiconductor device | |
JPS5648125A (en) | Silicon board composite structure semiconductor electrode | |
JPS536551A (en) | Piezo electric vibrator | |
JPS5596663A (en) | Method of fabricating semiconductor device | |
JPS56122154A (en) | Semiconductor device | |
JPS5793557A (en) | Lead frame for integrated circuit device | |
JPS5610950A (en) | Lead wire for semiconductor device | |
JPS6489353A (en) | Package ic structure | |
ES2002318A6 (en) | Arrangement of sensor elements in a supporting frame for a pyrodetector, and method for its realization. | |
JPS5624961A (en) | Lead frame for semiconductor device | |
JPS556824A (en) | Semiconductor lead frame | |
JPS5426661A (en) | Manufacture for rubber for semiconductor | |
JPS5710954A (en) | Semiconductor device |