JPS55101200A - Memory unit - Google Patents

Memory unit

Info

Publication number
JPS55101200A
JPS55101200A JP797679A JP797679A JPS55101200A JP S55101200 A JPS55101200 A JP S55101200A JP 797679 A JP797679 A JP 797679A JP 797679 A JP797679 A JP 797679A JP S55101200 A JPS55101200 A JP S55101200A
Authority
JP
Japan
Prior art keywords
modules
memory
memory unit
module
test time
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP797679A
Other languages
Japanese (ja)
Inventor
Takayoshi Aoyama
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp, Nippon Electric Co Ltd filed Critical NEC Corp
Priority to JP797679A priority Critical patent/JPS55101200A/en
Publication of JPS55101200A publication Critical patent/JPS55101200A/en
Pending legal-status Critical Current

Links

Abstract

PURPOSE: To shorten a test time by writing data onto all memory modules, which are included in a memory unit, simultaneously.
CONSTITUTION: Memory unit 11 is constituted by memory modules 12 and memory module selection circuit 20. Normally, circuit 20 decodes a module address by 21 and makes one of decoded results 24 high-level and sends it to module 12. Meanwhile, at a write test time, all selection signals 23 are made high-level independently of results 24 for the purpose of selecting all modules 12 and are given to all OR circuits 22, thereby setting all modules 12 to a simultaneous writable state.
COPYRIGHT: (C)1980,JPO&Japio
JP797679A 1979-01-25 1979-01-25 Memory unit Pending JPS55101200A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP797679A JPS55101200A (en) 1979-01-25 1979-01-25 Memory unit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP797679A JPS55101200A (en) 1979-01-25 1979-01-25 Memory unit

Publications (1)

Publication Number Publication Date
JPS55101200A true JPS55101200A (en) 1980-08-01

Family

ID=11680477

Family Applications (1)

Application Number Title Priority Date Filing Date
JP797679A Pending JPS55101200A (en) 1979-01-25 1979-01-25 Memory unit

Country Status (1)

Country Link
JP (1) JPS55101200A (en)

Similar Documents

Publication Publication Date Title
JPS56134390A (en) Rom element
JPS5321542A (en) Error data memory circuit
JPS55101200A (en) Memory unit
JPS5693162A (en) Read/write control circuit of random access memory
JPS5677968A (en) Hierarchy memory element
JPS5211829A (en) Memory control unit
JPS5318925A (en) Memory control unit
JPS53133468A (en) Watch with alarm
JPS55163697A (en) Memory device
JPS5564699A (en) Semiconductor integrated-circuit memory
JPS55108996A (en) Memory test system
JPS5698771A (en) Magnetic bubble memory device
JPS55105898A (en) Semiconductor memory device
JPS55129837A (en) Microprogram address control unit
JPS6423488A (en) Memory
JPS5481035A (en) Ic memory unit
JPS5634194A (en) Memory unit
JPS55135762A (en) Ic test unit
JPS5769583A (en) Non_volatile semiconductor memory
JPS5654698A (en) Test method of memory device
JPS5712498A (en) Integrated circuit device for memory
JPS5517857A (en) Ic memory trouble switching system
JPS54161238A (en) Testing method for magnetic bubble memory
JPS5334431A (en) Memory unit
JPS5698797A (en) Memory device