JPS54122008A - Data transmission system - Google Patents
Data transmission systemInfo
- Publication number
- JPS54122008A JPS54122008A JP2931678A JP2931678A JPS54122008A JP S54122008 A JPS54122008 A JP S54122008A JP 2931678 A JP2931678 A JP 2931678A JP 2931678 A JP2931678 A JP 2931678A JP S54122008 A JPS54122008 A JP S54122008A
- Authority
- JP
- Japan
- Prior art keywords
- supplied
- bit
- coder
- circuit
- generator
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L1/00—Arrangements for detecting or preventing errors in the information received
- H04L1/0078—Avoidance of errors by organising the transmitted data in a format specifically designed to deal with errors, e.g. location
- H04L1/0083—Formatting with frames or packets; Protocol or part of protocol for error control
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Detection And Prevention Of Errors In Transmission (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
- Error Detection And Correction (AREA)
Abstract
PURPOSE:To nearly eliminate error detection even if several bits become out of word synchronism by transmitting shortened cyclic codes with a single bit ''1'' or several bits starting and ending by ''1''s inserted between words of the codes. CONSTITUTION:From clock generator 33 to information source 31, the K-number continuous clock pulses (a) are supplied and information data (b) of K bits generated by information source 31 in the non-return-to-zero format is supplied to shortening cyclic coder 32. Each (n)-bit word of shortened cyclic codes is supplied to OR circuit 34. The (n+1)-th pulse of clock pulse (c) supplied from generator 33 to coder 32 is absent and there is a vacancy for one bit between shortened cyclic codes of each (n)-bit word outputted from coder 32. Signal (e) is supplied from generator 33 to OR circuit 34 and a one-bit signal of ''1'' is inserted into words from circuit 34, so that signal (f) will be outputted.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP53029316A JPS5819179B2 (en) | 1978-03-16 | 1978-03-16 | Data transmission method |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP53029316A JPS5819179B2 (en) | 1978-03-16 | 1978-03-16 | Data transmission method |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS54122008A true JPS54122008A (en) | 1979-09-21 |
JPS5819179B2 JPS5819179B2 (en) | 1983-04-16 |
Family
ID=12272806
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP53029316A Expired JPS5819179B2 (en) | 1978-03-16 | 1978-03-16 | Data transmission method |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5819179B2 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0879229A (en) * | 1994-09-09 | 1996-03-22 | Nec Corp | Synchronous data transmission system |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0185591U (en) * | 1987-11-27 | 1989-06-07 |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5295901A (en) * | 1976-02-09 | 1977-08-12 | Nec Corp | Error control device |
-
1978
- 1978-03-16 JP JP53029316A patent/JPS5819179B2/en not_active Expired
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5295901A (en) * | 1976-02-09 | 1977-08-12 | Nec Corp | Error control device |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0879229A (en) * | 1994-09-09 | 1996-03-22 | Nec Corp | Synchronous data transmission system |
Also Published As
Publication number | Publication date |
---|---|
JPS5819179B2 (en) | 1983-04-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS5331920A (en) | Bar code reader | |
EP0034036A3 (en) | Encoders and decoders for cyclic block codes | |
JPS54122008A (en) | Data transmission system | |
JPS5567921A (en) | Synchronizing signal regenerating circuit | |
JPS5799062A (en) | Reception circuit for data transmission | |
JPS56166654A (en) | Pulse stuffing synchronizer | |
JPS57174959A (en) | Continuous suppression system for same sign | |
JPS5679546A (en) | Data transmission system | |
US4201884A (en) | Digital data transmission system | |
DE59008970D1 (en) | Auxiliary signal transmission in a transmission system for digital signals with a high bit rate. | |
JPS57103546A (en) | Baud rate setting system | |
JPS5479509A (en) | Time-division multiplex transmission system | |
JPS6423625A (en) | Punctured encoding circuit | |
EP0374794A3 (en) | Digital transmitting/receiving apparatus using buffer memory to eliminated effects of jitter | |
JPS5710566A (en) | Decoding circuit | |
JPS5732161A (en) | Modulation system for digital signal | |
JPS57154613A (en) | Digital modulating system | |
JPS5660138A (en) | Secret transmission system for digitized sound signal | |
SU959289A1 (en) | Apparatus for detecting digital signal errors in monitored codes | |
JPS56131243A (en) | Control signal inserting method | |
JPS57157621A (en) | Digital error generating circuit | |
JPS55115757A (en) | Fixed pattern suppression system | |
JPS5525292A (en) | Data reception device | |
JPS6444643A (en) | Multiplexer | |
GB1253433A (en) | Improvements in or relating to binary coded information signal storage systems |