JPS55115757A - Fixed pattern suppression system - Google Patents

Fixed pattern suppression system

Info

Publication number
JPS55115757A
JPS55115757A JP2271479A JP2271479A JPS55115757A JP S55115757 A JPS55115757 A JP S55115757A JP 2271479 A JP2271479 A JP 2271479A JP 2271479 A JP2271479 A JP 2271479A JP S55115757 A JPS55115757 A JP S55115757A
Authority
JP
Japan
Prior art keywords
circuit
display information
output
given
signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2271479A
Other languages
Japanese (ja)
Other versions
JPS6236418B2 (en
Inventor
Takayoshi So
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp, Nippon Electric Co Ltd filed Critical NEC Corp
Priority to JP2271479A priority Critical patent/JPS55115757A/en
Publication of JPS55115757A publication Critical patent/JPS55115757A/en
Publication of JPS6236418B2 publication Critical patent/JPS6236418B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
    • H04L25/05—Electric or magnetic storage of signals before transmitting or retransmitting for changing the transmission rate

Abstract

PURPOSE:To add the signal performing error correction coding to the information which shows the presence of redundant bit interruption operation to the output data and to detect the location of the display information and to decode for the error correction circuit only to the display information at the reception side. CONSTITUTION:When the data given to the input terminal 13 includes the logic ''0'' continuous in P-bit at the N frame number predetermined, the pattern detection circuit 4 outputs the signal to drive the suppression pulse generating circuit 5. The display information production circuit 8 is started at the same time with this output and the display information representing the redundant bit interruption operation is produced. Pulses are given to the suppression gate 12 from the suppression pulse generating circuit 5 to suppress the memory readout circuit drive clock 3. Further, the output signal of the circuit 5 controls the selection circuit 7 so that the output signal 6 of the logic ''1'' pattern generation circuit 6 and the memory circuit 1 can be selected. Further, the output of the circuit 7 is given to the multiplex circuit 9.
JP2271479A 1979-02-28 1979-02-28 Fixed pattern suppression system Granted JPS55115757A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2271479A JPS55115757A (en) 1979-02-28 1979-02-28 Fixed pattern suppression system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2271479A JPS55115757A (en) 1979-02-28 1979-02-28 Fixed pattern suppression system

Publications (2)

Publication Number Publication Date
JPS55115757A true JPS55115757A (en) 1980-09-05
JPS6236418B2 JPS6236418B2 (en) 1987-08-06

Family

ID=12090479

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2271479A Granted JPS55115757A (en) 1979-02-28 1979-02-28 Fixed pattern suppression system

Country Status (1)

Country Link
JP (1) JPS55115757A (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6428595U (en) * 1987-08-10 1989-02-20

Also Published As

Publication number Publication date
JPS6236418B2 (en) 1987-08-06

Similar Documents

Publication Publication Date Title
JPS55115757A (en) Fixed pattern suppression system
US3664117A (en) Non-time indicating number correction circuit
JPS57197961A (en) Conversion system for image data
JPS5552515A (en) Pcm signal processor
JPS5694596A (en) Memory control system
JPS56122251A (en) Synchronous control system
JPS5750308A (en) Time base correcting device
ES475088A1 (en) Decoder for binary coded data
JPS5710566A (en) Decoding circuit
JPS574677A (en) Error fault recovery and control system
JPS54158811A (en) Frame synchronizer
JPS56130808A (en) Digital audio processor
JPS5595155A (en) Operation check system for counter
JPS5313849A (en) Output circuit
JPS5321511A (en) Digital signal processing system
JPS5614353A (en) Control clock switching system
JPS5717062A (en) Parity checking system
JPS51130134A (en) Asynchronous data reception control system
JPS5556264A (en) Error detection circuit
JPS54122008A (en) Data transmission system
JPS5252536A (en) Memory signal detection amplifing equipment
JPS5569858A (en) Error detection and correction system
JPS55119751A (en) Operation system
JPS5459585A (en) Control delay detecting circuit
JPS5533356A (en) Error detection circuit