JPS574677A - Error fault recovery and control system - Google Patents

Error fault recovery and control system

Info

Publication number
JPS574677A
JPS574677A JP7807580A JP7807580A JPS574677A JP S574677 A JPS574677 A JP S574677A JP 7807580 A JP7807580 A JP 7807580A JP 7807580 A JP7807580 A JP 7807580A JP S574677 A JPS574677 A JP S574677A
Authority
JP
Japan
Prior art keywords
frame
memory
stored
error
decoding
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP7807580A
Other languages
Japanese (ja)
Inventor
Makoto Hiraoka
Toshio Hanabatake
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP7807580A priority Critical patent/JPS574677A/en
Publication of JPS574677A publication Critical patent/JPS574677A/en
Pending legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N19/00—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals
    • H04N19/50—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using predictive coding
    • H04N19/503—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using predictive coding involving temporal prediction

Landscapes

  • Engineering & Computer Science (AREA)
  • Multimedia (AREA)
  • Signal Processing (AREA)

Abstract

PURPOSE:To prevent the effect of a transmission error, by discontinuing the inter- frame decoding if the error of transmission is detected and outputting the contents of the frame in front of a frame memory in the form of video signals. CONSTITUTION:Usually the signal received at a receiving part 7 is decoded by a decoding circuit 8 and added with the contents of a front frame that is stored in a frame memory 10 through an adding circuit 9 to be turned into an output video signal. When an error of transmission is detected, the contents of the front frame stored in the memory 10 is delivered as it is via the circuit 9 to discontinue the inter- frame decoding. Then the line number of a refresh mode is stored in a line number memory 12, and at the same time rewriting the memory 10. After this, the inter- frame decoding is carried out when the line number stored in the memory 12 is received.
JP7807580A 1980-06-10 1980-06-10 Error fault recovery and control system Pending JPS574677A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP7807580A JPS574677A (en) 1980-06-10 1980-06-10 Error fault recovery and control system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP7807580A JPS574677A (en) 1980-06-10 1980-06-10 Error fault recovery and control system

Publications (1)

Publication Number Publication Date
JPS574677A true JPS574677A (en) 1982-01-11

Family

ID=13651715

Family Applications (1)

Application Number Title Priority Date Filing Date
JP7807580A Pending JPS574677A (en) 1980-06-10 1980-06-10 Error fault recovery and control system

Country Status (1)

Country Link
JP (1) JPS574677A (en)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5741069A (en) * 1980-08-25 1982-03-06 Nippon Telegr & Teleph Corp <Ntt> Inter-frame encoding system
JPS6261485A (en) * 1985-09-12 1987-03-18 Fujitsu Ltd Interflame prediction decoder
JPS62266990A (en) * 1986-05-14 1987-11-19 Nec Corp Inter-frame decoder
JPS63203078A (en) * 1987-02-19 1988-08-22 Nec Corp Inter-frame predictive decoder

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5741069A (en) * 1980-08-25 1982-03-06 Nippon Telegr & Teleph Corp <Ntt> Inter-frame encoding system
JPH0252478B2 (en) * 1980-08-25 1990-11-13 Nippon Telegraph & Telephone
JPS6261485A (en) * 1985-09-12 1987-03-18 Fujitsu Ltd Interflame prediction decoder
JPS62266990A (en) * 1986-05-14 1987-11-19 Nec Corp Inter-frame decoder
JPS63203078A (en) * 1987-02-19 1988-08-22 Nec Corp Inter-frame predictive decoder

Similar Documents

Publication Publication Date Title
JPS6477339A (en) Collision detecting type lan terminal interface module
JPS6470991A (en) Address change detection circuit
JPS54102811A (en) Signal system
JPS574677A (en) Error fault recovery and control system
JPS5416928A (en) Color killer circuit for magnetic picture recorder/reproducer
ES8506958A1 (en) Signal-dropout correction circuit for correcting video signals disturbed by signal dropouts.
KR910005570A (en) Programmable Subframe PWM Circuit
JPS5741069A (en) Inter-frame encoding system
JPS5231629A (en) Data communiction system
JPS53139426A (en) Decoding device
JPS5746588A (en) Television receiver
JPS55115757A (en) Fixed pattern suppression system
JPS5717062A (en) Parity checking system
JPS5558661A (en) Self-diagnosis system of facsimile unit
JPS5621078A (en) Received signal processor
JPS53118948A (en) Synchronizing unit
JPS5617575A (en) Fault processing system of multiple coder and decoder for facsimile storing and converting device
JPS5642490A (en) Network disconnection system
JPS5353932A (en) Fault detection system for memory address line
JPS5758437A (en) Frame synchronization detecting circuit
JPS56125176A (en) Coder and decoder between frames
JPS57728A (en) Monitoring device
JPS5420625A (en) Fault discrimination ststem of memory system
JPS5357916A (en) Still picture receiver
JPS573479A (en) Synchronizing circuit