JPS5746588A - Television receiver - Google Patents
Television receiverInfo
- Publication number
- JPS5746588A JPS5746588A JP55122803A JP12280380A JPS5746588A JP S5746588 A JPS5746588 A JP S5746588A JP 55122803 A JP55122803 A JP 55122803A JP 12280380 A JP12280380 A JP 12280380A JP S5746588 A JPS5746588 A JP S5746588A
- Authority
- JP
- Japan
- Prior art keywords
- memory
- data
- supplied
- gate
- counter
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N7/00—Television systems
- H04N7/08—Systems for the simultaneous or sequential transmission of more than one television signal, e.g. additional information signals, the signals occupying wholly or partially the same frequency band, e.g. by time division
- H04N7/087—Systems for the simultaneous or sequential transmission of more than one television signal, e.g. additional information signals, the signals occupying wholly or partially the same frequency band, e.g. by time division with signal insertion during the vertical blanking interval only
- H04N7/088—Systems for the simultaneous or sequential transmission of more than one television signal, e.g. additional information signals, the signals occupying wholly or partially the same frequency band, e.g. by time division with signal insertion during the vertical blanking interval only the inserted signal being digital
- H04N7/0882—Systems for the simultaneous or sequential transmission of more than one television signal, e.g. additional information signals, the signals occupying wholly or partially the same frequency band, e.g. by time division with signal insertion during the vertical blanking interval only the inserted signal being digital for the transmission of character code signals, e.g. for teletext
Landscapes
- Engineering & Computer Science (AREA)
- Multimedia (AREA)
- Signal Processing (AREA)
- Television Systems (AREA)
Abstract
PURPOSE:To reduce the burden of a CPU, by disconnecting a memory from a data bus and an address bus when character data is written in the memory in case of receiving of various information which are broadcasted by utilizing the vertical blanking period. CONSTITUTION:The pulse from a counter 43 is supplied to a switching gate 48 as a control signal, and a gate circuit 32 is connected to a memory 33 through the switching gate 48 in the horizontal period when data of character broadcasting is transmitted, and a data bus 24 is connected to the memory 33 through the switching gate 48 in the other horizontal period. The pulse from the counter 43 is supplied to a CPU21 as an interruption signal. Consequently, in the horizontal period when data of character broadcasting is transmitted, the output of the counter 43 is supplied to the memory 33 through the gate 46 as an address signal to designate an address, and data from a register 31 is supplied to the memory through the gate circuit 32 and the switching gate 48 by DMA and is written in.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP55122803A JPS5746588A (en) | 1980-09-04 | 1980-09-04 | Television receiver |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP55122803A JPS5746588A (en) | 1980-09-04 | 1980-09-04 | Television receiver |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS5746588A true JPS5746588A (en) | 1982-03-17 |
Family
ID=14845016
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP55122803A Pending JPS5746588A (en) | 1980-09-04 | 1980-09-04 | Television receiver |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5746588A (en) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS58194482A (en) * | 1982-05-08 | 1983-11-12 | Sony Corp | Character broadcast receiver |
JPH03143636A (en) * | 1989-10-31 | 1991-06-19 | Toppan Printing Co Ltd | Card transfer device |
JPH0366744U (en) * | 1989-10-31 | 1991-06-28 | ||
JPH05293949A (en) * | 1991-03-20 | 1993-11-09 | Nippon Data Kaade Kk | Card tippering method and apparatus |
-
1980
- 1980-09-04 JP JP55122803A patent/JPS5746588A/en active Pending
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS58194482A (en) * | 1982-05-08 | 1983-11-12 | Sony Corp | Character broadcast receiver |
JPH0415676B2 (en) * | 1982-05-08 | 1992-03-18 | Sony Corp | |
JPH03143636A (en) * | 1989-10-31 | 1991-06-19 | Toppan Printing Co Ltd | Card transfer device |
JPH0366744U (en) * | 1989-10-31 | 1991-06-28 | ||
JPH05293949A (en) * | 1991-03-20 | 1993-11-09 | Nippon Data Kaade Kk | Card tippering method and apparatus |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS5477013A (en) | Transmission system for picture sound | |
JPS5424532A (en) | Reception unit for still picture signal | |
JPS5746588A (en) | Television receiver | |
JPS5773578A (en) | Television receiver | |
JPS5454531A (en) | Crt display unti | |
JPS5525176A (en) | Memory unit control system | |
JPS55158748A (en) | Digital signal multiplexing circuit | |
JPS57113169A (en) | Microcomputer | |
JPS53105933A (en) | Television receiver equipped with picture magnifying function | |
JPS57164666A (en) | Synthesizing method for video signal using two- dimensional charge transfer element | |
JPS5710586A (en) | Two picture planes television picture receiver | |
JPS54100610A (en) | Signal control system of time-division line concentrator | |
ES428221A1 (en) | Control arrangement | |
JPS5619134A (en) | Direct memory access control unit | |
JPS56164686A (en) | Character broadcast receiver | |
JPS5570998A (en) | Block switching system for memory unit | |
JPS53132227A (en) | Output unit for video data | |
JPS5459018A (en) | Character signal receiving circuit | |
JPS5229114A (en) | Synchronous circuit | |
JPS5445545A (en) | Control system for input and output interface | |
JPS56132066A (en) | Television receiver | |
JPS5765970A (en) | Receiver for character broadcast | |
JPS53144623A (en) | Signal processing system | |
JPS55101179A (en) | Information transfer system | |
JPS5248930A (en) | Character display unit |