JPS5750308A - Time base correcting device - Google Patents

Time base correcting device

Info

Publication number
JPS5750308A
JPS5750308A JP55123348A JP12334880A JPS5750308A JP S5750308 A JPS5750308 A JP S5750308A JP 55123348 A JP55123348 A JP 55123348A JP 12334880 A JP12334880 A JP 12334880A JP S5750308 A JPS5750308 A JP S5750308A
Authority
JP
Japan
Prior art keywords
data
address
inputted
supplied
wdt
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP55123348A
Other languages
Japanese (ja)
Other versions
JPH0158578B2 (en
Inventor
Takahiko Watanabe
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sony Corp
Original Assignee
Sony Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sony Corp filed Critical Sony Corp
Priority to JP55123348A priority Critical patent/JPS5750308A/en
Publication of JPS5750308A publication Critical patent/JPS5750308A/en
Publication of JPH0158578B2 publication Critical patent/JPH0158578B2/ja
Granted legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11BINFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
    • G11B20/00Signal processing not specific to the method of recording or reproducing; Circuits therefor
    • G11B20/10Digital recording or reproducing
    • G11B20/18Error detection or correction; Testing, e.g. of drop-outs
    • G11B20/1806Pulse code modulation systems for audio signals
    • G11B20/1813Pulse code modulation systems for audio signals by adding special bits or symbols to the coded information

Landscapes

  • Engineering & Computer Science (AREA)
  • Multimedia (AREA)
  • Signal Processing (AREA)
  • Transmission Systems Not Characterized By The Medium Used For Transmission (AREA)
  • Television Signal Processing For Recording (AREA)
  • Signal Processing For Digital Recording And Reproducing (AREA)

Abstract

PURPOSE:To perform the error correction processing correctly, by adding an error flag to data after one block of data is read out. CONSTITUTION:A reproduced data WDT is supplied to a delay circuit 42 and a CRC checker 43, and output data WDT' from the circuit 42, a write control pulse WE' from an FF50 to which an error detection signal EDT is inputted from the checker 43, and an address from an address selector 44 are inputted to an RAM40, and data RD is outputted. Data WDT' and a read block address RA are inputted to an ROM51, and a write block address WA is supplied to the selector 44. Input data is supplied from a multiplexer 53 to a memory 52, and an error flag EFLG is outputted through a latch 54. The output and read data RDT are synchronous with each other, and 1 is written in the address. Thus, error correction is performed correctly.
JP55123348A 1980-09-05 1980-09-05 Time base correcting device Granted JPS5750308A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP55123348A JPS5750308A (en) 1980-09-05 1980-09-05 Time base correcting device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP55123348A JPS5750308A (en) 1980-09-05 1980-09-05 Time base correcting device

Publications (2)

Publication Number Publication Date
JPS5750308A true JPS5750308A (en) 1982-03-24
JPH0158578B2 JPH0158578B2 (en) 1989-12-12

Family

ID=14858335

Family Applications (1)

Application Number Title Priority Date Filing Date
JP55123348A Granted JPS5750308A (en) 1980-09-05 1980-09-05 Time base correcting device

Country Status (1)

Country Link
JP (1) JPS5750308A (en)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0117756A2 (en) * 1983-02-25 1984-09-05 Nec Corporation Data interpolating circuit
JPS6050667A (en) * 1983-08-27 1985-03-20 Sony Corp Optical disc recording device
US5163053A (en) * 1988-10-24 1992-11-10 Matsushita Electric Industrial Co., Ltd. Audio signal demodulation circuit
US5363384A (en) * 1988-10-24 1994-11-08 Matsushita Electric Industrial, Co., Ltd. Audio signal demodulation circuit

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0117756A2 (en) * 1983-02-25 1984-09-05 Nec Corporation Data interpolating circuit
JPS6050667A (en) * 1983-08-27 1985-03-20 Sony Corp Optical disc recording device
US5163053A (en) * 1988-10-24 1992-11-10 Matsushita Electric Industrial Co., Ltd. Audio signal demodulation circuit
US5363384A (en) * 1988-10-24 1994-11-08 Matsushita Electric Industrial, Co., Ltd. Audio signal demodulation circuit

Also Published As

Publication number Publication date
JPH0158578B2 (en) 1989-12-12

Similar Documents

Publication Publication Date Title
JPS5750307A (en) Time base correcting device
FR2337374B1 (en)
JPS55105897A (en) Memory device
JPS57111890A (en) Storage device
JPS5750308A (en) Time base correcting device
JPS57117198A (en) Memory system with parity
JPS5744294A (en) Alternating memory control system
JPS57105814A (en) Error correction processing system for magnetic disc device
JPS56156978A (en) Memory control system
JPS5538617A (en) Pcm recording and reproducing device
JPS5727342A (en) Error checking system for error detecting correcting circuit
JPS5782298A (en) Diagnostic system for storage device
JPS6423354A (en) Duplex buffer memory control system
JPS5774898A (en) Main storage device
JPS6454557A (en) Address parity checking circuit
JPS57100698A (en) Error correction system
JPS5760752A (en) Data processing device
JPS5798197A (en) Multiplexing memory device
JPS55157043A (en) Information processor
JPS57109198A (en) Error processing system
JPS5771599A (en) Address error detection system
JPS57100536A (en) Data buffer device
JPS6433649A (en) Address error detecting system
JPS56165997A (en) Parity check system for storage device
JPS5795000A (en) Memory card testing circuit