JPS56166654A - Pulse stuffing synchronizer - Google Patents

Pulse stuffing synchronizer

Info

Publication number
JPS56166654A
JPS56166654A JP7030180A JP7030180A JPS56166654A JP S56166654 A JPS56166654 A JP S56166654A JP 7030180 A JP7030180 A JP 7030180A JP 7030180 A JP7030180 A JP 7030180A JP S56166654 A JPS56166654 A JP S56166654A
Authority
JP
Japan
Prior art keywords
pulse
counter
input
pulses
writing
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP7030180A
Other languages
Japanese (ja)
Other versions
JPS6336583B2 (en
Inventor
Yoshinori Rokugo
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp, Nippon Electric Co Ltd filed Critical NEC Corp
Priority to JP7030180A priority Critical patent/JPS56166654A/en
Priority to EP81101774A priority patent/EP0035795B1/en
Priority to DE8181101774T priority patent/DE3173087D1/en
Publication of JPS56166654A publication Critical patent/JPS56166654A/en
Publication of JPS6336583B2 publication Critical patent/JPS6336583B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04J—MULTIPLEX COMMUNICATION
    • H04J3/00—Time-division multiplex systems
    • H04J3/02—Details
    • H04J3/06—Synchronising arrangements
    • H04J3/07—Synchronising arrangements using pulse stuffing for systems with different or fluctuating information rates or bit rates
    • H04J3/073—Bit stuffing, e.g. PDH

Abstract

PURPOSE:To prevent the generation of the harmful low-frequency jitters in the range of allowable fluctuations of the frequency of each input and output signal, by providing a pulse stuffing synchronizer which consists of a buffer storage device, a write counter, a read counter, etc., and makes a sampling phase comparison. CONSTITUTION:A buffer storage device 11 has one-bit storage elements ME1- MEi, which are given serial numbers indicating their positions and supplied with writing and reading indications successively circulating to the positions from a write counter 12 and read counter 13 respectively. A phase comparison 17 between an input clock pulse and a reference clock pulse from a terminal 3 is made and when their phase difference decreases below a certain value, the counter 13 is driven with the delay of >=1 pulse to obtain a stuff pulse. The number of pulses in an input pulse string constituting one stuff period is divided by the numbers of pulses in writing and reading sampling periods and the sum of integral values of the resulting remainders is calculated to bear the prime numeral relation of the sum value as to pulse numerals in the sampling periods.
JP7030180A 1980-03-10 1980-05-27 Pulse stuffing synchronizer Granted JPS56166654A (en)

Priority Applications (3)

Application Number Priority Date Filing Date Title
JP7030180A JPS56166654A (en) 1980-05-27 1980-05-27 Pulse stuffing synchronizer
EP81101774A EP0035795B1 (en) 1980-03-10 1981-03-10 Stuff synchronization device with reduced sampling jitter
DE8181101774T DE3173087D1 (en) 1980-03-10 1981-03-10 Stuff synchronization device with reduced sampling jitter

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP7030180A JPS56166654A (en) 1980-05-27 1980-05-27 Pulse stuffing synchronizer

Publications (2)

Publication Number Publication Date
JPS56166654A true JPS56166654A (en) 1981-12-21
JPS6336583B2 JPS6336583B2 (en) 1988-07-20

Family

ID=13427493

Family Applications (1)

Application Number Title Priority Date Filing Date
JP7030180A Granted JPS56166654A (en) 1980-03-10 1980-05-27 Pulse stuffing synchronizer

Country Status (1)

Country Link
JP (1) JPS56166654A (en)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61133736A (en) * 1984-12-03 1986-06-21 Nippon Hoso Kyokai <Nhk> Time division multiplex transmission system
JPS61281636A (en) * 1985-05-29 1986-12-12 Kenwood Corp Time division multiplexing transmission system
JP2014143574A (en) * 2013-01-24 2014-08-07 Fujitsu Ltd Data frame generation circuit and data frame generation method
JP2016127465A (en) * 2015-01-06 2016-07-11 日本電気株式会社 TS data reading device and TS data reading method

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0297467U (en) * 1989-01-24 1990-08-02

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61133736A (en) * 1984-12-03 1986-06-21 Nippon Hoso Kyokai <Nhk> Time division multiplex transmission system
JPS61281636A (en) * 1985-05-29 1986-12-12 Kenwood Corp Time division multiplexing transmission system
JP2014143574A (en) * 2013-01-24 2014-08-07 Fujitsu Ltd Data frame generation circuit and data frame generation method
JP2016127465A (en) * 2015-01-06 2016-07-11 日本電気株式会社 TS data reading device and TS data reading method

Also Published As

Publication number Publication date
JPS6336583B2 (en) 1988-07-20

Similar Documents

Publication Publication Date Title
KR880003238A (en) Clock player
ES8607648A1 (en) Digital data converting methods and apparatus.
JPS56166654A (en) Pulse stuffing synchronizer
JPS56106421A (en) Constant ratio delay circuit
JPS5745645A (en) Random number generator
JPS56117423A (en) Binary coding circuit by multistage threshold level
JPS5753169A (en) Bit discriminating circuit
JPS54126006A (en) Information service device
JPS5753170A (en) Bit discriminating circuit
SU1247772A1 (en) Digital frequency meter
JPS56160164A (en) Modulating method of digital signal
EP0144979A3 (en) Method of measuring the bit error rate of binary digital signals
ES481869A1 (en) Precision decoder for the first pulse of a pair of pulses.
SU959289A1 (en) Apparatus for detecting digital signal errors in monitored codes
SU1334376A1 (en) Signal converter
SU1169173A1 (en) Device for translating serial code to parallel code
SU1182637A1 (en) Function generator
SU1007081A1 (en) Device for converting time intervals into code
SU1113845A1 (en) Device for digital magnetic recording
JPS553265A (en) Reception timing device for digital code
JPS6446118A (en) Timing generating circuit
JPS5765017A (en) One shot multivibrator of variable pulse wodth
JPS5727343A (en) Data buffer device
JPS56129930A (en) Interface for integrated circuit
JPS54122008A (en) Data transmission system