JPH10302469A5 - - Google Patents
Info
- Publication number
- JPH10302469A5 JPH10302469A5 JP1997109423A JP10942397A JPH10302469A5 JP H10302469 A5 JPH10302469 A5 JP H10302469A5 JP 1997109423 A JP1997109423 A JP 1997109423A JP 10942397 A JP10942397 A JP 10942397A JP H10302469 A5 JPH10302469 A5 JP H10302469A5
- Authority
- JP
- Japan
- Prior art keywords
- bit line
- potential
- memory cell
- pair
- during
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Priority Applications (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP9109423A JPH10302469A (ja) | 1997-04-25 | 1997-04-25 | 半導体記憶装置 |
| US08/946,586 US6169701B1 (en) | 1997-04-25 | 1997-10-07 | Semiconductor memory device using shared sense amplifier system |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP9109423A JPH10302469A (ja) | 1997-04-25 | 1997-04-25 | 半導体記憶装置 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPH10302469A JPH10302469A (ja) | 1998-11-13 |
| JPH10302469A5 true JPH10302469A5 (enExample) | 2004-12-24 |
Family
ID=14509877
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP9109423A Pending JPH10302469A (ja) | 1997-04-25 | 1997-04-25 | 半導体記憶装置 |
Country Status (2)
| Country | Link |
|---|---|
| US (1) | US6169701B1 (enExample) |
| JP (1) | JPH10302469A (enExample) |
Families Citing this family (19)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6414899B2 (en) * | 2000-02-02 | 2002-07-02 | Broadcom Corporation | Limited swing driver circuit |
| US6603712B2 (en) | 2000-02-02 | 2003-08-05 | Broadcom Corporation | High precision delay measurement circuit |
| US6492844B2 (en) | 2000-02-02 | 2002-12-10 | Broadcom Corporation | Single-ended sense amplifier with sample-and-hold reference |
| US6417697B2 (en) | 2000-02-02 | 2002-07-09 | Broadcom Corporation | Circuit technique for high speed low power data transfer bus |
| US6724681B2 (en) | 2000-02-02 | 2004-04-20 | Broadcom Corporation | Asynchronously-resettable decoder with redundancy |
| US8164362B2 (en) * | 2000-02-02 | 2012-04-24 | Broadcom Corporation | Single-ended sense amplifier with sample-and-hold reference |
| US6611465B2 (en) * | 2000-02-02 | 2003-08-26 | Broadcom Corporation | Diffusion replica delay circuit |
| US7173867B2 (en) * | 2001-02-02 | 2007-02-06 | Broadcom Corporation | Memory redundancy circuit techniques |
| US6535025B2 (en) | 2000-02-02 | 2003-03-18 | Broadcom Corp. | Sense amplifier with offset cancellation and charge-share limited swing drivers |
| US6937538B2 (en) * | 2000-02-02 | 2005-08-30 | Broadcom Corporation | Asynchronously resettable decoder for a semiconductor memory |
| US6745354B2 (en) | 2000-02-02 | 2004-06-01 | Broadcom Corporation | Memory redundancy implementation |
| US6411557B2 (en) * | 2000-02-02 | 2002-06-25 | Broadcom Corporation | Memory architecture with single-port cell and dual-port (read and write) functionality |
| US6714467B2 (en) * | 2002-03-19 | 2004-03-30 | Broadcom Corporation | Block redundancy implementation in heirarchical RAM's |
| DE10107314C2 (de) * | 2001-02-16 | 2003-03-27 | Infineon Technologies Ag | Verfahren zum Lesen einer Speicherzelle eines Halbleiterspeichers und Halbleiterspeicher |
| US6757202B2 (en) * | 2002-08-29 | 2004-06-29 | Micron Technology, Inc. | Bias sensing in DRAM sense amplifiers |
| KR100555522B1 (ko) * | 2003-10-29 | 2006-03-03 | 삼성전자주식회사 | 부스트 기입 동작을 수반하는 메모리 셀 데이터 기입 방법및 그 메모리 장치 |
| JP2009032315A (ja) * | 2007-07-25 | 2009-02-12 | Oki Electric Ind Co Ltd | 半導体記憶装置 |
| JP2008269785A (ja) * | 2008-07-04 | 2008-11-06 | Renesas Technology Corp | 半導体記憶装置 |
| FR2951575B1 (fr) * | 2009-10-20 | 2011-12-16 | St Microelectronics Rousset | Amplificateur de lecture ayant des moyens de precharge de bitline rapides |
Family Cites Families (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5945693A (ja) * | 1982-09-09 | 1984-03-14 | Nec Corp | メモリ回路 |
| JPH04186593A (ja) * | 1990-11-21 | 1992-07-03 | Mitsubishi Electric Corp | 半導体記憶装置 |
| JPH04298885A (ja) * | 1991-03-28 | 1992-10-22 | Toshiba Corp | ダイナミック型半導体記憶装置 |
| JPH06162764A (ja) * | 1992-11-17 | 1994-06-10 | Toshiba Corp | 半導体記憶装置 |
| KR960011206B1 (ko) * | 1993-11-09 | 1996-08-21 | 삼성전자 주식회사 | 반도체메모리장치의 워드라인구동회로 |
| JPH08171796A (ja) * | 1994-12-16 | 1996-07-02 | Toshiba Corp | 半導体記憶装置 |
-
1997
- 1997-04-25 JP JP9109423A patent/JPH10302469A/ja active Pending
- 1997-10-07 US US08/946,586 patent/US6169701B1/en not_active Expired - Lifetime
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPH10302469A5 (enExample) | ||
| KR950009877B1 (ko) | 복수의 셀블록으로 분할된 셀어레이를 구비한 반도체 기억장치 | |
| KR900008936B1 (ko) | Cmos 다이내믹램 | |
| KR100447223B1 (ko) | 불휘발성 강유전체 메모리 및 그 구동방법 | |
| JP2000243085A5 (enExample) | ||
| EP0725402A3 (en) | Semiconductor memory device | |
| KR920001549A (ko) | 반도체기억장치 및 그 독출, 기록, 동작방법 | |
| JPH0527194B2 (enExample) | ||
| US6961271B2 (en) | Memory device in which memory cells having complementary data are arranged | |
| US8760950B2 (en) | Digit line equilibration using access devices at the edge of sub-arrays | |
| KR960012006A (ko) | 계층화된 내부전위에 응답하여 동작하는 반도체 기억장치 | |
| US6169701B1 (en) | Semiconductor memory device using shared sense amplifier system | |
| EP0862181B1 (en) | Static type semiconductor memory device with timer circuit | |
| JP4490514B2 (ja) | 強誘電体メモリ | |
| JP2013122808A (ja) | 細粒度パワー・ゲーティングのためのデバイスおよび回路 | |
| US5453950A (en) | Five transistor memory cell with shared power line | |
| CN1143251A (zh) | 有用改进位线预充电系统的分层位线结构的半导体存储器 | |
| JP3112685B2 (ja) | 半導体メモリ装置 | |
| KR19980081714A (ko) | 반도체 메모리 장치 | |
| JP4031651B2 (ja) | 半導体装置 | |
| JP2004140344A (ja) | 半導体集積回路 | |
| US6021066A (en) | NVRAM array architecture utilizing common bitline and wordline | |
| KR20030037787A (ko) | 불휘발성 강유전체 메모리 장치 및 그 구동방법 | |
| JP2000348484A (ja) | 少なくとも一つのメモリーセルにカップリングされたシングルビットラインを有する強誘電体メモリ素子 | |
| JP2720158B2 (ja) | 半導体記憶装置 |