JPH08236622A - 半導体装置及びその製造方法 - Google Patents

半導体装置及びその製造方法

Info

Publication number
JPH08236622A
JPH08236622A JP7064905A JP6490595A JPH08236622A JP H08236622 A JPH08236622 A JP H08236622A JP 7064905 A JP7064905 A JP 7064905A JP 6490595 A JP6490595 A JP 6490595A JP H08236622 A JPH08236622 A JP H08236622A
Authority
JP
Japan
Prior art keywords
conductive
insulating layer
conductive region
wiring
forming
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP7064905A
Other languages
English (en)
Japanese (ja)
Inventor
Hiroyuki Kurino
浩之 栗野
Yoichi Miyai
羊一 宮井
Yoshihiro Ogata
善広 尾形
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Texas Instruments Japan Ltd
Original Assignee
Texas Instruments Japan Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Texas Instruments Japan Ltd filed Critical Texas Instruments Japan Ltd
Priority to JP7064905A priority Critical patent/JPH08236622A/ja
Priority to KR1019960005070A priority patent/KR100474953B1/ko
Priority to TW085104321A priority patent/TW308736B/zh
Publication of JPH08236622A publication Critical patent/JPH08236622A/ja
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H01L21/82Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
    • H01L21/822Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
    • H01L21/8232Field-effect technology
    • H01L21/8234MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
    • H01L21/823475MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type interconnection or wiring or contact manufacturing related aspects
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/52Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • H01L23/5226Via connections in a multilevel interconnection structure
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10BELECTRONIC MEMORY DEVICES
    • H10B12/00Dynamic random access memory [DRAM] devices
    • H10B12/30DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells
    • H10B12/48Data lines or contacts therefor
    • H10B12/482Bit lines

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Electrodes Of Semiconductors (AREA)
  • Insulated Gate Type Field-Effect Transistor (AREA)
JP7064905A 1995-02-28 1995-02-28 半導体装置及びその製造方法 Pending JPH08236622A (ja)

Priority Applications (3)

Application Number Priority Date Filing Date Title
JP7064905A JPH08236622A (ja) 1995-02-28 1995-02-28 半導体装置及びその製造方法
KR1019960005070A KR100474953B1 (ko) 1995-02-28 1996-02-28 반도체장치및그제조방법
TW085104321A TW308736B (zh) 1995-02-28 1996-04-12

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP7064905A JPH08236622A (ja) 1995-02-28 1995-02-28 半導体装置及びその製造方法

Publications (1)

Publication Number Publication Date
JPH08236622A true JPH08236622A (ja) 1996-09-13

Family

ID=13271550

Family Applications (1)

Application Number Title Priority Date Filing Date
JP7064905A Pending JPH08236622A (ja) 1995-02-28 1995-02-28 半導体装置及びその製造方法

Country Status (3)

Country Link
JP (1) JPH08236622A (zh)
KR (1) KR100474953B1 (zh)
TW (1) TW308736B (zh)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100578117B1 (ko) * 1998-12-21 2006-09-27 삼성전자주식회사 반도체 장치의 배선 형성 방법
KR20170126682A (ko) * 2016-05-10 2017-11-20 한국과학기술원 스트레인 센서 및 이의 제조방법

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100727449B1 (ko) * 2000-09-25 2007-06-13 하이닉스 세미컨덕터 매뉴팩쳐링 아메리카 인코포레이티드 고도전성 게이트, 로컬 인터커넥트 또는 커패시터 노드를 갖는 집적 장치
KR100868607B1 (ko) * 2008-02-21 2008-11-13 가부시키가이샤 히타치세이사쿠쇼 반도체 장치 및 그 제조 방법

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4833096A (en) * 1988-01-19 1989-05-23 Atmel Corporation EEPROM fabrication process
JP2892443B2 (ja) * 1990-06-13 1999-05-17 沖電気工業株式会社 半導体装置の製造方法
JP3123092B2 (ja) * 1991-03-06 2001-01-09 日本電気株式会社 半導体装置の製造方法
JPH05343401A (ja) * 1992-06-12 1993-12-24 Fujitsu Ltd 半導体装置
JPH06163711A (ja) * 1992-11-20 1994-06-10 Mitsubishi Electric Corp 半導体装置及びその製造方法

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100578117B1 (ko) * 1998-12-21 2006-09-27 삼성전자주식회사 반도체 장치의 배선 형성 방법
KR20170126682A (ko) * 2016-05-10 2017-11-20 한국과학기술원 스트레인 센서 및 이의 제조방법

Also Published As

Publication number Publication date
TW308736B (zh) 1997-06-21
KR960032687A (ko) 1996-09-17
KR100474953B1 (ko) 2005-05-18

Similar Documents

Publication Publication Date Title
US4582563A (en) Process for forming multi-layer interconnections
US6518671B1 (en) Bit line landing pad and borderless contact on bit line stud with localized etch stop layer and manufacturing method thereof
JPH06125013A (ja) 半導体装置及びその製造方法
US6350649B1 (en) Bit line landing pad and borderless contact on bit line stud with etch stop layer and manufacturing method thereof
JP2769331B2 (ja) 半導体集積回路の製造方法
JP2003282728A (ja) 半導体素子及びその製造方法
JPH08236622A (ja) 半導体装置及びその製造方法
JPH05243519A (ja) 半導体メモリ装置
KR20070031621A (ko) 반도체 소자 제조 방법
JPH08204002A (ja) 半導体集積回路装置の製造方法
JP2001189383A (ja) 半導体素子の金属配線並びにその製造方法
JP2671466B2 (ja) 半導体装置及びその製造方法
JPH10340953A (ja) 半導体装置
KR100249779B1 (ko) 반도체 소자의 다층 금속배선 형성방법
JPH067576B2 (ja) 多層配線構造を有する半導体装置の製造方法
JP2001110893A (ja) 半導体集積回路装置およびその製造方法
KR100268805B1 (ko) 반도체소자의콘택형성방법
JPS60177652A (ja) 半導体装置の製造方法
JPS6273652A (ja) 半導体装置の製造方法
JPH07153756A (ja) 半導体集積回路装置
JPH04109654A (ja) 半導体装置及びその製造方法
JPH04171921A (ja) 半導体装置
JPH03230548A (ja) 半導体装置
JPH1187263A (ja) 半導体集積回路装置の製造方法
JPS5921043A (ja) 半導体装置の製造方法

Legal Events

Date Code Title Description
A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20030603