JPH0810978Y2 - ステータス信号読込み回路 - Google Patents
ステータス信号読込み回路Info
- Publication number
- JPH0810978Y2 JPH0810978Y2 JP12731190U JP12731190U JPH0810978Y2 JP H0810978 Y2 JPH0810978 Y2 JP H0810978Y2 JP 12731190 U JP12731190 U JP 12731190U JP 12731190 U JP12731190 U JP 12731190U JP H0810978 Y2 JPH0810978 Y2 JP H0810978Y2
- Authority
- JP
- Japan
- Prior art keywords
- signal
- output
- gate
- filter
- read
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Landscapes
- Manipulation Of Pulses (AREA)
- Logic Circuits (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP12731190U JPH0810978Y2 (ja) | 1990-11-29 | 1990-11-29 | ステータス信号読込み回路 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP12731190U JPH0810978Y2 (ja) | 1990-11-29 | 1990-11-29 | ステータス信号読込み回路 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPH0485924U JPH0485924U (OSRAM) | 1992-07-27 |
| JPH0810978Y2 true JPH0810978Y2 (ja) | 1996-03-29 |
Family
ID=31874812
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP12731190U Expired - Lifetime JPH0810978Y2 (ja) | 1990-11-29 | 1990-11-29 | ステータス信号読込み回路 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH0810978Y2 (OSRAM) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR20180041319A (ko) * | 2016-10-14 | 2018-04-24 | 엘에스산전 주식회사 | 펄스 신호 인식 장치 |
-
1990
- 1990-11-29 JP JP12731190U patent/JPH0810978Y2/ja not_active Expired - Lifetime
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0485924U (OSRAM) | 1992-07-27 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPH0810978Y2 (ja) | ステータス信号読込み回路 | |
| JP2641276B2 (ja) | 2段式同期装置 | |
| JPH02279015A (ja) | 遅延回路 | |
| JPS6316711A (ja) | タイミング装置 | |
| JPS63200234A (ja) | デ−タ処理装置 | |
| JPH06197009A (ja) | 出力ラッチ機能付カウンタ | |
| JPH02131614A (ja) | パルス発生装置 | |
| JPS6059441A (ja) | デ−タ制御回路 | |
| JPH06197010A (ja) | 出力ラッチ機能付カウンタ | |
| JPH03161883A (ja) | マイクロプロセッサ | |
| JPH0530905U (ja) | ステータス読み込み回路 | |
| JPS58181154A (ja) | マイクロプログラムトレ−ス装置 | |
| JPH02206085A (ja) | データ設定回路 | |
| JPH0418677A (ja) | デジタル回路のシミュレーション方式 | |
| JPH049636Y2 (OSRAM) | ||
| JPS61281622A (ja) | 計数回路 | |
| JPH0557932U (ja) | 同期カウンタ回路 | |
| JPH0818421A (ja) | リセットパルス発生回路 | |
| JPH03267811A (ja) | チャタリング除去回路 | |
| JPH02189794A (ja) | メモリic | |
| JPS59178869A (ja) | 中速フアクシミリ装置用手順中断信号検出装置 | |
| JPH0728783A (ja) | Dspの停止方法及び回路 | |
| JPS581810B2 (ja) | ラッチ回路 | |
| JPH04293380A (ja) | 画像メモリ制御回路 | |
| JPH02101520A (ja) | アナログ・デジタル混在回路検証装置 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| EXPY | Cancellation because of completion of term |