JPH0735389Y2 - 半導体装置 - Google Patents
半導体装置Info
- Publication number
- JPH0735389Y2 JPH0735389Y2 JP1986105213U JP10521386U JPH0735389Y2 JP H0735389 Y2 JPH0735389 Y2 JP H0735389Y2 JP 1986105213 U JP1986105213 U JP 1986105213U JP 10521386 U JP10521386 U JP 10521386U JP H0735389 Y2 JPH0735389 Y2 JP H0735389Y2
- Authority
- JP
- Japan
- Prior art keywords
- chip
- layer
- wiring layer
- wiring
- circuit element
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/18—Printed circuits structurally associated with non-printed electric components
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/8338—Bonding interfaces outside the semiconductor or solid-state body
- H01L2224/83385—Shape, e.g. interlocking features
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/1515—Shape
- H01L2924/15151—Shape the die mounting substrate comprising an aperture, e.g. for underfilling, outgassing, window type wire connections
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Structures For Mounting Electric Components On Printed Circuit Boards (AREA)
- Die Bonding (AREA)
- Production Of Multi-Layered Print Wiring Board (AREA)
- Non-Metallic Protective Coatings For Printed Circuits (AREA)
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1986105213U JPH0735389Y2 (ja) | 1986-07-09 | 1986-07-09 | 半導体装置 |
KR2019870007249U KR920005952Y1 (ko) | 1986-07-06 | 1987-05-13 | 반도체장치 |
MYPI87000928A MY102308A (en) | 1986-07-09 | 1987-07-01 | Hybrid printed circuit structures |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1986105213U JPH0735389Y2 (ja) | 1986-07-09 | 1986-07-09 | 半導体装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS6310550U JPS6310550U (US06650917-20031118-M00005.png) | 1988-01-23 |
JPH0735389Y2 true JPH0735389Y2 (ja) | 1995-08-09 |
Family
ID=14401389
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP1986105213U Expired - Lifetime JPH0735389Y2 (ja) | 1986-07-06 | 1986-07-09 | 半導体装置 |
Country Status (3)
Country | Link |
---|---|
JP (1) | JPH0735389Y2 (US06650917-20031118-M00005.png) |
KR (1) | KR920005952Y1 (US06650917-20031118-M00005.png) |
MY (1) | MY102308A (US06650917-20031118-M00005.png) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2002222914A (ja) * | 2001-01-26 | 2002-08-09 | Sony Corp | 半導体装置及びその製造方法 |
JP4489137B1 (ja) * | 2009-01-20 | 2010-06-23 | パナソニック株式会社 | 回路モジュール及び電子機器 |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5272468A (en) * | 1975-12-15 | 1977-06-16 | Matsushita Electric Ind Co Ltd | Printed circuit board |
JPS629728Y2 (US06650917-20031118-M00005.png) * | 1981-05-07 | 1987-03-06 | ||
JPS58150862U (ja) * | 1982-04-01 | 1983-10-08 | パイオニア株式会社 | チツプ部品取付装置 |
JPS60114844U (ja) * | 1984-01-10 | 1985-08-03 | 三菱電機株式会社 | サ−マルヘツド |
JPS6181140U (US06650917-20031118-M00005.png) * | 1984-11-01 | 1986-05-29 |
-
1986
- 1986-07-09 JP JP1986105213U patent/JPH0735389Y2/ja not_active Expired - Lifetime
-
1987
- 1987-05-13 KR KR2019870007249U patent/KR920005952Y1/ko not_active IP Right Cessation
- 1987-07-01 MY MYPI87000928A patent/MY102308A/en unknown
Also Published As
Publication number | Publication date |
---|---|
MY102308A (en) | 1992-05-28 |
JPS6310550U (US06650917-20031118-M00005.png) | 1988-01-23 |
KR880003791U (ko) | 1988-04-14 |
KR920005952Y1 (ko) | 1992-08-27 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP2819285B2 (ja) | 積層型ボトムリード半導体パッケージ | |
JP2755252B2 (ja) | 半導体装置用パッケージ及び半導体装置 | |
JP4606849B2 (ja) | デカップリングコンデンサを有する半導体チップパッケージ及びその製造方法 | |
JPH05211275A (ja) | 半導体装置及びその製造方法 | |
US6201298B1 (en) | Semiconductor device using wiring tape | |
JP2000101016A (ja) | 半導体集積回路装置 | |
US6759753B2 (en) | Multi-chip package | |
JPH11233684A (ja) | 半導体装置用基板、半導体装置及びその製造方法並びに電子機器 | |
US20020063331A1 (en) | Film carrier semiconductor device | |
JPH0735389Y2 (ja) | 半導体装置 | |
JP2925722B2 (ja) | ハーメチックシール型電気回路装置 | |
JPS6220707B2 (US06650917-20031118-M00005.png) | ||
JP2620611B2 (ja) | 電子部品搭載用基板 | |
JP2524482B2 (ja) | Qfp構造半導体装置 | |
JPH08330356A (ja) | 導体層付異方性導電シートおよびこれを用いた配線基板 | |
JP2541532B2 (ja) | 半導体モジュ―ル | |
JP2004200665A6 (ja) | 半導体装置およびその製造方法 | |
JPH02164096A (ja) | 多層電子回路基板とその製造方法 | |
JP2809191B2 (ja) | 半導体チップの実装方法 | |
JP3645701B2 (ja) | 半導体装置 | |
JP2592869Y2 (ja) | 混成ic装置 | |
JPH07142631A (ja) | 半導体装置およびその製造方法 | |
JP2904754B2 (ja) | 電子部品の実装用配線基板 | |
JPS624854B2 (US06650917-20031118-M00005.png) | ||
KR100604327B1 (ko) | 다층형 tbga 반도체 팩키지 및, 그 제조방법 |