JPH0731558Y2 - 混成集積回路装置 - Google Patents

混成集積回路装置

Info

Publication number
JPH0731558Y2
JPH0731558Y2 JP8481090U JP8481090U JPH0731558Y2 JP H0731558 Y2 JPH0731558 Y2 JP H0731558Y2 JP 8481090 U JP8481090 U JP 8481090U JP 8481090 U JP8481090 U JP 8481090U JP H0731558 Y2 JPH0731558 Y2 JP H0731558Y2
Authority
JP
Japan
Prior art keywords
conductor
via hole
dielectric
integrated circuit
circuit device
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP8481090U
Other languages
English (en)
Japanese (ja)
Other versions
JPH0442764U (US20110009641A1-20110113-C00116.png
Inventor
尚利 糟屋
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu General Ltd
Original Assignee
Fujitsu General Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu General Ltd filed Critical Fujitsu General Ltd
Priority to JP8481090U priority Critical patent/JPH0731558Y2/ja
Publication of JPH0442764U publication Critical patent/JPH0442764U/ja
Application granted granted Critical
Publication of JPH0731558Y2 publication Critical patent/JPH0731558Y2/ja
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Landscapes

  • Printing Elements For Providing Electric Connections Between Printed Circuits (AREA)
JP8481090U 1990-08-10 1990-08-10 混成集積回路装置 Expired - Lifetime JPH0731558Y2 (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP8481090U JPH0731558Y2 (ja) 1990-08-10 1990-08-10 混成集積回路装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP8481090U JPH0731558Y2 (ja) 1990-08-10 1990-08-10 混成集積回路装置

Publications (2)

Publication Number Publication Date
JPH0442764U JPH0442764U (US20110009641A1-20110113-C00116.png) 1992-04-10
JPH0731558Y2 true JPH0731558Y2 (ja) 1995-07-19

Family

ID=31633537

Family Applications (1)

Application Number Title Priority Date Filing Date
JP8481090U Expired - Lifetime JPH0731558Y2 (ja) 1990-08-10 1990-08-10 混成集積回路装置

Country Status (1)

Country Link
JP (1) JPH0731558Y2 (US20110009641A1-20110113-C00116.png)

Also Published As

Publication number Publication date
JPH0442764U (US20110009641A1-20110113-C00116.png) 1992-04-10

Similar Documents

Publication Publication Date Title
JPS62501181A (ja) 寸法の安定した内部接続板の製造方法
US4914260A (en) Ceramic multi-layer printed circuit boards
JPH0731558Y2 (ja) 混成集積回路装置
JP2746774B2 (ja) 回路基板の製造方法
JPS61179598A (ja) 多層配線形成方法
JPH0534138Y2 (US20110009641A1-20110113-C00116.png)
JPS598373Y2 (ja) プリント配線板
JPH056687Y2 (US20110009641A1-20110113-C00116.png)
JPH01287991A (ja) クロスオーバ形成方法
JPH0287588A (ja) 厚膜配線基板の抵抗体形成方法
JPH11135941A (ja) 多層配線基板の製造方法
JPS63281499A (ja) 多層配線基板
JPS622274U (US20110009641A1-20110113-C00116.png)
JPS60249387A (ja) 印刷配線板の配線パタ−ン形成方法
JPS6045095A (ja) 厚膜多層基板の製造方法
JPH0786747A (ja) セラミック多層基板の製造方法
JPH0262093A (ja) 厚膜印刷配線板の製造方法
JPH04221886A (ja) 厚膜多層回路基板及びその製造方法
JPH0414289A (ja) 多層基板
JPH0614593B2 (ja) セラミックス多層配線基板の製造方法
JPH066028A (ja) プリント配線板の製造方法
JPH0147912B2 (US20110009641A1-20110113-C00116.png)
JPH04168796A (ja) 多層配線基板の製造方法
JPS5931880B2 (ja) タソウハイセンキバンノセイゾウホウホウ
JPH07336025A (ja) 回路基板とその製造方法