JPH0728735Y2 - 遅延発生回路 - Google Patents
遅延発生回路Info
- Publication number
- JPH0728735Y2 JPH0728735Y2 JP1989056300U JP5630089U JPH0728735Y2 JP H0728735 Y2 JPH0728735 Y2 JP H0728735Y2 JP 1989056300 U JP1989056300 U JP 1989056300U JP 5630089 U JP5630089 U JP 5630089U JP H0728735 Y2 JPH0728735 Y2 JP H0728735Y2
- Authority
- JP
- Japan
- Prior art keywords
- delay
- elements
- time
- delay time
- weighted
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Landscapes
- Tests Of Electronic Circuits (AREA)
- Pulse Circuits (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP1989056300U JPH0728735Y2 (ja) | 1989-05-15 | 1989-05-15 | 遅延発生回路 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP1989056300U JPH0728735Y2 (ja) | 1989-05-15 | 1989-05-15 | 遅延発生回路 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPH02145816U JPH02145816U (OSRAM) | 1990-12-11 |
| JPH0728735Y2 true JPH0728735Y2 (ja) | 1995-06-28 |
Family
ID=31579999
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP1989056300U Expired - Lifetime JPH0728735Y2 (ja) | 1989-05-15 | 1989-05-15 | 遅延発生回路 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH0728735Y2 (OSRAM) |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| FR2689339B1 (fr) * | 1992-03-24 | 1996-12-13 | Bull Sa | Procede et dispositif de reglage de retard a plusieurs gammes. |
| US20080290924A1 (en) * | 2007-05-21 | 2008-11-27 | Qualcomm Incorporated | Method and apparatus for programmable delay having fine delay resolution |
Family Cites Families (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5647125A (en) * | 1979-09-26 | 1981-04-28 | Toshiba Corp | Delay circuit |
| JPS595736A (ja) * | 1982-06-30 | 1984-01-12 | Fujitsu Ltd | タイミング作成回路 |
| JPS6356826U (OSRAM) * | 1986-09-30 | 1988-04-15 |
-
1989
- 1989-05-15 JP JP1989056300U patent/JPH0728735Y2/ja not_active Expired - Lifetime
Also Published As
| Publication number | Publication date |
|---|---|
| JPH02145816U (OSRAM) | 1990-12-11 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS60229521A (ja) | デジタル信号遅延回路 | |
| US6998893B2 (en) | Circuit and method for inducing jitter to a signal | |
| CN117316256A (zh) | 单环、双环存储器器件和zq校准方法 | |
| JPH0728735Y2 (ja) | 遅延発生回路 | |
| US5703515A (en) | Timing generator for testing IC | |
| TW508446B (en) | Calibration method and apparatus for correcting pulse width timing errors in integrated circuit testing | |
| JPH0645889A (ja) | 可変遅延回路 | |
| JP2662987B2 (ja) | 波形生成回路 | |
| JPH0619219Y2 (ja) | プログラマブルディレ−回路 | |
| JP2788729B2 (ja) | 制御信号発生回路 | |
| JP3049579B2 (ja) | 差動ゲートによるタイミング調整回路 | |
| JP2595103Y2 (ja) | 差動ゲートによるタイミング調整回路 | |
| JPH06324113A (ja) | 半導体集積回路 | |
| JP2956910B2 (ja) | 校正機能付タイミング測定装置 | |
| JPS63169581A (ja) | スキヤンデザイン回路 | |
| JPH0714925Y2 (ja) | アドレススキャン用ラッチ回路 | |
| JPH026769A (ja) | テスターのタイミング信号発生回路 | |
| JPH045292B2 (OSRAM) | ||
| US6457151B1 (en) | Waveform controller for an IC tester | |
| JPH1183922A (ja) | 減衰器テスト回路および減衰器テスト方法 | |
| JPH04235363A (ja) | タイミング信号発生回路およびicテストシステム | |
| JPS6357809B2 (OSRAM) | ||
| JPH07160741A (ja) | 電気回路の動作遅延時間模擬方法 | |
| JPH0119655B2 (OSRAM) | ||
| JPS59160774A (ja) | 集積回路の試験装置 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| EXPY | Cancellation because of completion of term |