JPH0714925Y2 - アドレススキャン用ラッチ回路 - Google Patents
アドレススキャン用ラッチ回路Info
- Publication number
- JPH0714925Y2 JPH0714925Y2 JP11770888U JP11770888U JPH0714925Y2 JP H0714925 Y2 JPH0714925 Y2 JP H0714925Y2 JP 11770888 U JP11770888 U JP 11770888U JP 11770888 U JP11770888 U JP 11770888U JP H0714925 Y2 JPH0714925 Y2 JP H0714925Y2
- Authority
- JP
- Japan
- Prior art keywords
- signal
- gate
- address
- level
- latch circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Landscapes
- Tests Of Electronic Circuits (AREA)
- Test And Diagnosis Of Digital Computers (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP11770888U JPH0714925Y2 (ja) | 1988-09-07 | 1988-09-07 | アドレススキャン用ラッチ回路 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP11770888U JPH0714925Y2 (ja) | 1988-09-07 | 1988-09-07 | アドレススキャン用ラッチ回路 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPH0239181U JPH0239181U (en, 2012) | 1990-03-15 |
JPH0714925Y2 true JPH0714925Y2 (ja) | 1995-04-10 |
Family
ID=31361402
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP11770888U Expired - Lifetime JPH0714925Y2 (ja) | 1988-09-07 | 1988-09-07 | アドレススキャン用ラッチ回路 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPH0714925Y2 (en, 2012) |
-
1988
- 1988-09-07 JP JP11770888U patent/JPH0714925Y2/ja not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
JPH0239181U (en, 2012) | 1990-03-15 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0118704B1 (en) | Integrated circuit device and method of diagnosing the same | |
JPH0714925Y2 (ja) | アドレススキャン用ラッチ回路 | |
US6289293B1 (en) | Device and method for testing input-output ports | |
US4689772A (en) | Read complete test technique for memory arrays | |
JPH0776782B2 (ja) | シグネチャ圧縮回路 | |
JP3190781B2 (ja) | 半導体メモリ | |
JPH05174599A (ja) | 半導体装置 | |
US5025210A (en) | Evaluation facilitating circuit device | |
KR0168789B1 (ko) | 키 스캔 회로 및 그 제어방법 | |
SU1550561A1 (ru) | Устройство дл сбора и регистрации данных | |
JPH0289300A (ja) | 半導体メモリ素子 | |
JPH02290573A (ja) | 半導体集積回路 | |
SU1756890A1 (ru) | Сигнатурный анализатор | |
JPS6231527B2 (en, 2012) | ||
JPH077079A (ja) | 半導体集積回路及び半導体集積回路の試験方法 | |
JPH0690266B2 (ja) | 半導体集積回路装置 | |
JPS6319571A (ja) | 集積回路 | |
JPS6116349A (ja) | バツフア記憶装置 | |
JPH01196798A (ja) | Ramのテスト方法 | |
JPH0921848A (ja) | 集積回路の内部信号の観測方式 | |
JPH05264673A (ja) | 半導体集積回路装置における内蔵ramの試験方法 | |
JPH04310124A (ja) | レジスタファイル | |
JPS61184471A (ja) | シミユレ−タ | |
JPH03150793A (ja) | 半導体集積回路 | |
JPH06208800A (ja) | 半導体メモリの測定方法及びテスト装置 |