JPH06834Y2 - 半導体装置用リ−ドフレ−ム - Google Patents
半導体装置用リ−ドフレ−ムInfo
- Publication number
- JPH06834Y2 JPH06834Y2 JP1986160172U JP16017286U JPH06834Y2 JP H06834 Y2 JPH06834 Y2 JP H06834Y2 JP 1986160172 U JP1986160172 U JP 1986160172U JP 16017286 U JP16017286 U JP 16017286U JP H06834 Y2 JPH06834 Y2 JP H06834Y2
- Authority
- JP
- Japan
- Prior art keywords
- semiconductor chip
- die pad
- guide
- lead frame
- reference line
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 239000004065 semiconductor Substances 0.000 title claims description 99
- 230000002093 peripheral effect Effects 0.000 claims description 3
- 239000008188 pellet Substances 0.000 description 7
- 238000009434 installation Methods 0.000 description 5
- 230000000694 effects Effects 0.000 description 4
- 238000000034 method Methods 0.000 description 2
- 230000002159 abnormal effect Effects 0.000 description 1
- 238000005266 casting Methods 0.000 description 1
- 230000000052 comparative effect Effects 0.000 description 1
- 230000002950 deficient Effects 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 239000000758 substrate Substances 0.000 description 1
- XLYOFNOQVPJJNP-UHFFFAOYSA-N water Substances O XLYOFNOQVPJJNP-UHFFFAOYSA-N 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/4912—Layout
- H01L2224/49171—Fan-out arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/8338—Bonding interfaces outside the semiconductor or solid-state body
- H01L2224/83385—Shape, e.g. interlocking features
Landscapes
- Die Bonding (AREA)
- Lead Frames For Integrated Circuits (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1986160172U JPH06834Y2 (ja) | 1986-10-21 | 1986-10-21 | 半導体装置用リ−ドフレ−ム |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1986160172U JPH06834Y2 (ja) | 1986-10-21 | 1986-10-21 | 半導体装置用リ−ドフレ−ム |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS6367260U JPS6367260U (enrdf_load_stackoverflow) | 1988-05-06 |
JPH06834Y2 true JPH06834Y2 (ja) | 1994-01-05 |
Family
ID=31085305
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP1986160172U Expired - Lifetime JPH06834Y2 (ja) | 1986-10-21 | 1986-10-21 | 半導体装置用リ−ドフレ−ム |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPH06834Y2 (enrdf_load_stackoverflow) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP6573356B2 (ja) * | 2015-01-22 | 2019-09-11 | 大口マテリアル株式会社 | リードフレーム |
JP6366806B1 (ja) * | 2017-10-25 | 2018-08-01 | 三菱電機株式会社 | 電力用半導体装置 |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5684360U (enrdf_load_stackoverflow) * | 1979-11-29 | 1981-07-07 | ||
JPS5818948A (ja) * | 1981-07-27 | 1983-02-03 | Toshiba Corp | リ−ドフレ−ム |
-
1986
- 1986-10-21 JP JP1986160172U patent/JPH06834Y2/ja not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
JPS6367260U (enrdf_load_stackoverflow) | 1988-05-06 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6668449B2 (en) | Method of making a semiconductor device having an opening in a solder mask | |
US20090152731A1 (en) | Semiconductor package | |
JPH06834Y2 (ja) | 半導体装置用リ−ドフレ−ム | |
JPH0727927B2 (ja) | テープキャリア | |
JPH11274357A (ja) | 電子部品の分割方法および分割装置 | |
JP2771104B2 (ja) | 半導体装置用リードフレーム | |
JPH0233979A (ja) | 光半導体装置 | |
JPH0832296A (ja) | 電子部品を実装する際の位置合わせ方法 | |
JP2001077235A (ja) | 半導体素子搭載用基板 | |
JPS5847704Y2 (ja) | 半導体装置用容器 | |
KR0155440B1 (ko) | 반도체 칩 패키지 | |
JP2990130B2 (ja) | モールドbga型半導体装置の製造方法 | |
JP2521944B2 (ja) | 集積回路パッケ−ジ | |
KR100384332B1 (ko) | 와이어 본딩을 위한 반도체칩의 오리엔테이션 검출 방법 | |
JP2803260B2 (ja) | 半導体装置の製造方法 | |
JP2541118Y2 (ja) | Ledプリントヘッド | |
JPH064582Y2 (ja) | フィルムキャリア | |
KR20010065254A (ko) | 반도체 패키지 제조용 부재 | |
JPH04368160A (ja) | 半導体パッケージ | |
JP2842592B2 (ja) | 半導体集積回路装置 | |
JPH04323836A (ja) | 半導体装置 | |
JPH01264232A (ja) | 半導体装置 | |
JP2003060105A (ja) | 半導体装置及びその組み立て方法 | |
JPH05206216A (ja) | テープキャリア、半導体装置実装体及び実装方法 | |
JPH0527978B2 (enrdf_load_stackoverflow) |