JPH0637351Y2 - ロジツクパタ−ンジエネレ−タ - Google Patents
ロジツクパタ−ンジエネレ−タInfo
- Publication number
- JPH0637351Y2 JPH0637351Y2 JP1986098387U JP9838786U JPH0637351Y2 JP H0637351 Y2 JPH0637351 Y2 JP H0637351Y2 JP 1986098387 U JP1986098387 U JP 1986098387U JP 9838786 U JP9838786 U JP 9838786U JP H0637351 Y2 JPH0637351 Y2 JP H0637351Y2
- Authority
- JP
- Japan
- Prior art keywords
- output
- delay
- data
- clock pulse
- counter
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Landscapes
- Tests Of Electronic Circuits (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1986098387U JPH0637351Y2 (ja) | 1986-06-28 | 1986-06-28 | ロジツクパタ−ンジエネレ−タ |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1986098387U JPH0637351Y2 (ja) | 1986-06-28 | 1986-06-28 | ロジツクパタ−ンジエネレ−タ |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS635482U JPS635482U (US06229276-20010508-P00022.png) | 1988-01-14 |
JPH0637351Y2 true JPH0637351Y2 (ja) | 1994-09-28 |
Family
ID=30966277
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP1986098387U Expired - Lifetime JPH0637351Y2 (ja) | 1986-06-28 | 1986-06-28 | ロジツクパタ−ンジエネレ−タ |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPH0637351Y2 (US06229276-20010508-P00022.png) |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5954857U (ja) * | 1982-10-01 | 1984-04-10 | 株式会社アドバンテスト | 遅延時間制御装置 |
-
1986
- 1986-06-28 JP JP1986098387U patent/JPH0637351Y2/ja not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
JPS635482U (US06229276-20010508-P00022.png) | 1988-01-14 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4506348A (en) | Variable digital delay circuit | |
US5406132A (en) | Waveform shaper for semiconductor testing devices | |
US5157633A (en) | Fifo memory device | |
US5416746A (en) | Memory circuit for alternately accessing data within a period of address data | |
US7065686B2 (en) | Dual port RAM | |
JPH0637351Y2 (ja) | ロジツクパタ−ンジエネレ−タ | |
KR100276504B1 (ko) | 오류 데이터 저장 시스템 | |
JPS5927624A (ja) | 論理変更可能な集積回路 | |
JP2659222B2 (ja) | メモリ回路 | |
JPH0421883B2 (US06229276-20010508-P00022.png) | ||
JP2667702B2 (ja) | ポインタリセット方式 | |
JPS6356568B2 (US06229276-20010508-P00022.png) | ||
SU1010731A1 (ru) | Счетное устройство,сохран ющее информацию при отключении питани | |
JP3057728B2 (ja) | 半導体記憶装置 | |
SU832598A1 (ru) | Буферное запоминающее устройство | |
JP2532718B2 (ja) | 半導体集積回路装置 | |
SU1735846A1 (ru) | Генератор псевдослучайной последовательности импульсов | |
JPS6111803Y2 (US06229276-20010508-P00022.png) | ||
SU604160A1 (ru) | Устройство автоматического выравнивани времени распространени при передаче дискретных сообщений по параллельным каналам | |
SU1098002A1 (ru) | Устройство управлени обращением к пам ти | |
SU1510013A1 (ru) | Запоминающее устройство с автономным контролем | |
KR0148182B1 (ko) | 쿼드러플뱅크 메모리 제어장치 | |
JPS6243275B2 (US06229276-20010508-P00022.png) | ||
JPH05120156A (ja) | Ram試験回路 | |
JPH0587619U (ja) | クロック信号生成回路 |