JPH0586075B2 - - Google Patents

Info

Publication number
JPH0586075B2
JPH0586075B2 JP61230723A JP23072386A JPH0586075B2 JP H0586075 B2 JPH0586075 B2 JP H0586075B2 JP 61230723 A JP61230723 A JP 61230723A JP 23072386 A JP23072386 A JP 23072386A JP H0586075 B2 JPH0586075 B2 JP H0586075B2
Authority
JP
Japan
Prior art keywords
gate electrode
region
floating gate
semiconductor
mos transistor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP61230723A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6384168A (ja
Inventor
Hideo Kato
Hiroshi Iwahashi
Masamichi Asano
Shinichi Kikuchi
Akira Narita
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Toshiba Electronics Engineering Corp
Toshiba Information and Control Systems Corp
Toshiba Electronic Device Solutions Corp
Original Assignee
Toshiba Corp
Toshiba Microelectronics Corp
Toshiba Information and Control Systems Corp
Toshiba Material Engineering Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp, Toshiba Microelectronics Corp, Toshiba Information and Control Systems Corp, Toshiba Material Engineering Co Ltd filed Critical Toshiba Corp
Priority to JP61230723A priority Critical patent/JPS6384168A/ja
Priority to KR1019870009203A priority patent/KR900007099B1/ko
Priority to US07/094,458 priority patent/US4794562A/en
Publication of JPS6384168A publication Critical patent/JPS6384168A/ja
Publication of JPH0586075B2 publication Critical patent/JPH0586075B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
    • H10B41/30—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the memory core region
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B69/00—Erasable-and-programmable ROM [EPROM] devices not provided for in groups H10B41/00 - H10B63/00, e.g. ultraviolet erasable-and-programmable ROM [UVEPROM] devices
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/60—Insulated-gate field-effect transistors [IGFET]
    • H10D30/68—Floating-gate IGFETs
    • H10D30/681—Floating-gate IGFETs having only two programming levels
    • H10D30/683—Floating-gate IGFETs having only two programming levels programmed by tunnelling of carriers, e.g. Fowler-Nordheim tunnelling
    • H10P76/4085—

Landscapes

  • Non-Volatile Memory (AREA)
  • Semiconductor Memories (AREA)
JP61230723A 1986-09-29 1986-09-29 不揮発性半導体記憶装置 Granted JPS6384168A (ja)

Priority Applications (3)

Application Number Priority Date Filing Date Title
JP61230723A JPS6384168A (ja) 1986-09-29 1986-09-29 不揮発性半導体記憶装置
KR1019870009203A KR900007099B1 (ko) 1986-09-29 1987-08-22 불 휘발성 반도체 기억장치
US07/094,458 US4794562A (en) 1986-09-29 1987-09-09 Electrically-erasable/programmable nonvolatile semiconductor memory device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP61230723A JPS6384168A (ja) 1986-09-29 1986-09-29 不揮発性半導体記憶装置

Publications (2)

Publication Number Publication Date
JPS6384168A JPS6384168A (ja) 1988-04-14
JPH0586075B2 true JPH0586075B2 (enExample) 1993-12-09

Family

ID=16912295

Family Applications (1)

Application Number Title Priority Date Filing Date
JP61230723A Granted JPS6384168A (ja) 1986-09-29 1986-09-29 不揮発性半導体記憶装置

Country Status (3)

Country Link
US (1) US4794562A (enExample)
JP (1) JPS6384168A (enExample)
KR (1) KR900007099B1 (enExample)

Families Citing this family (41)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5091326A (en) * 1988-03-02 1992-02-25 Advanced Micro Devices, Inc. EPROM element employing self-aligning process
US5210048A (en) * 1988-10-19 1993-05-11 Kabushiki Kaisha Toshiba Nonvolatile semiconductor memory device with offset transistor and method for manufacturing the same
US5020030A (en) * 1988-10-31 1991-05-28 Huber Robert J Nonvolatile SNOS memory cell with induced capacitor
US5081054A (en) * 1989-04-03 1992-01-14 Atmel Corporation Fabrication process for programmable and erasable MOS memory device
US5017979A (en) 1989-04-28 1991-05-21 Nippondenso Co., Ltd. EEPROM semiconductor memory device
US6373093B2 (en) 1989-04-28 2002-04-16 Nippondenso Corporation Semiconductor memory device and method of manufacturing the same
US5066992A (en) * 1989-06-23 1991-11-19 Atmel Corporation Programmable and erasable MOS memory device
US5060195A (en) * 1989-12-29 1991-10-22 Texas Instruments Incorporated Hot electron programmable, tunnel electron erasable contactless EEPROM
KR0147452B1 (ko) * 1993-11-30 1998-08-01 사토 후미오 불휘발성 반도체기억장치
EP1058309A1 (en) * 1999-06-04 2000-12-06 STMicroelectronics S.r.l. Process for manufacturing electronic devices comprising nonvolatile memory cells with dimensional control of the floating gate regions
EP1058299A1 (en) * 1999-06-04 2000-12-06 STMicroelectronics S.r.l. Process for manufacturing electronic devices comprising nonvolatile memory cells with dimensional control of the floating gate regions
DE19929618B4 (de) 1999-06-28 2006-07-13 Infineon Technologies Ag Verfahren zur Herstellung einer nichtflüchtigen Halbleiter-Speicherzelle mit separatem Tunnelfenster
EP1071134A1 (en) 1999-07-22 2001-01-24 STMicroelectronics S.r.l. Process for manufacturing an electronic device comprising EEPROM memory cells with dimensional control of the floating gate regions
US6798693B2 (en) * 2001-09-18 2004-09-28 Kilopass Technologies, Inc. Semiconductor memory cell and memory array using a breakdown phenomena in an ultra-thin dielectric
WO2003025944A1 (en) * 2001-09-18 2003-03-27 Kilopass Technologies, Inc. Semiconductor memory cell and memory array using a breakdown phenomena in an ultra-thin dielectric
US6766960B2 (en) * 2001-10-17 2004-07-27 Kilopass Technologies, Inc. Smart card having memory using a breakdown phenomena in an ultra-thin dielectric
US6700151B2 (en) * 2001-10-17 2004-03-02 Kilopass Technologies, Inc. Reprogrammable non-volatile memory using a breakdown phenomena in an ultra-thin dielectric
US6898116B2 (en) * 2002-04-26 2005-05-24 Kilopass Technologies, Inc. High density semiconductor memory cell and memory array using a single transistor having a buried N+ connection
US6777757B2 (en) * 2002-04-26 2004-08-17 Kilopass Technologies, Inc. High density semiconductor memory cell and memory array using a single transistor
US6940751B2 (en) * 2002-04-26 2005-09-06 Kilopass Technologies, Inc. High density semiconductor memory cell and memory array using a single transistor and having variable gate oxide breakdown
US6992925B2 (en) * 2002-04-26 2006-01-31 Kilopass Technologies, Inc. High density semiconductor memory cell and memory array using a single transistor and having counter-doped poly and buried diffusion wordline
US7031209B2 (en) * 2002-09-26 2006-04-18 Kilopass Technology, Inc. Methods and circuits for testing programmability of a semiconductor memory cell and memory array using a breakdown phenomenon in an ultra-thin dielectric
US7042772B2 (en) * 2002-09-26 2006-05-09 Kilopass Technology, Inc. Methods and circuits for programming of a semiconductor memory cell and memory array using a breakdown phenomenon in an ultra-thin dielectric
JP4096687B2 (ja) * 2002-10-09 2008-06-04 株式会社デンソー Ｅｅｐｒｏｍおよびその製造方法
US6791891B1 (en) 2003-04-02 2004-09-14 Kilopass Technologies, Inc. Method of testing the thin oxide of a semiconductor memory cell that uses breakdown voltage
US6924664B2 (en) * 2003-08-15 2005-08-02 Kilopass Technologies, Inc. Field programmable gate array
US6977869B2 (en) * 2003-11-21 2005-12-20 United Microelectronics Corp. Non-volatile memory and method of operation
US6972986B2 (en) * 2004-02-03 2005-12-06 Kilopass Technologies, Inc. Combination field programmable gate array allowing dynamic reprogrammability and non-votatile programmability based upon transistor gate oxide breakdown
US7064973B2 (en) * 2004-02-03 2006-06-20 Klp International, Ltd. Combination field programmable gate array allowing dynamic reprogrammability
US20050218929A1 (en) * 2004-04-02 2005-10-06 Man Wang Field programmable gate array logic cell and its derivatives
US9123572B2 (en) 2004-05-06 2015-09-01 Sidense Corporation Anti-fuse memory cell
US8735297B2 (en) 2004-05-06 2014-05-27 Sidense Corporation Reverse optical proximity correction method
US7755162B2 (en) * 2004-05-06 2010-07-13 Sidense Corp. Anti-fuse memory cell
KR101144218B1 (ko) * 2004-05-06 2012-05-10 싸이던스 코포레이션 분리 채널 안티퓨즈 어레이 구조
US20050275427A1 (en) * 2004-06-10 2005-12-15 Man Wang Field programmable gate array logic unit and its cluster
US7164290B2 (en) * 2004-06-10 2007-01-16 Klp International, Ltd. Field programmable gate array logic unit and its cluster
US7135886B2 (en) * 2004-09-20 2006-11-14 Klp International, Ltd. Field programmable gate arrays using both volatile and nonvolatile memory cell properties and their control
US7193436B2 (en) * 2005-04-18 2007-03-20 Klp International Ltd. Fast processing path using field programmable gate array logic units
US8344440B2 (en) * 2008-02-25 2013-01-01 Tower Semiconductor Ltd. Three-terminal single poly NMOS non-volatile memory cell with shorter program/erase times
US7859043B2 (en) * 2008-02-25 2010-12-28 Tower Semiconductor Ltd. Three-terminal single poly NMOS non-volatile memory cell
US7800156B2 (en) * 2008-02-25 2010-09-21 Tower Semiconductor Ltd. Asymmetric single poly NMOS non-volatile memory cell

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS54110068U (enExample) * 1978-01-20 1979-08-02
NL8402023A (nl) * 1984-06-27 1986-01-16 Philips Nv Halfgeleiderinrichting met een niet-vluchtige geheugentransistor.
JPS61181168A (ja) * 1985-02-07 1986-08-13 Nec Corp 不揮発性半導体記憶装置

Also Published As

Publication number Publication date
JPS6384168A (ja) 1988-04-14
KR900007099B1 (ko) 1990-09-28
US4794562A (en) 1988-12-27
KR880004487A (ko) 1988-06-07

Similar Documents

Publication Publication Date Title
JPH0586075B2 (enExample)
KR100221062B1 (ko) 플래시메모리 및 그 제조방법
US5837584A (en) Virtual ground flash cell with asymmetrically placed source and drain and method of fabrication
US5300802A (en) Semiconductor integrated circuit device having single-element type non-volatile memory elements
US5051793A (en) Coplanar flash EPROM cell and method of making same
US5019879A (en) Electrically-flash-erasable and electrically-programmable memory storage devices with self aligned tunnel dielectric area
US5284785A (en) Diffusionless source/drain conductor electrically-erasable, electrically-programmable read-only memory and methods for making and using the same
US6232182B1 (en) Non-volatile semiconductor memory device including memory transistor with a composite gate structure and method of manufacturing the same
US6914290B2 (en) Split-gate type nonvolatile memory devices
JP3586332B2 (ja) 不揮発性半導体記憶装置及びその製造方法
US6437397B1 (en) Flash memory cell with vertically oriented channel
KR100295685B1 (ko) 반도체 메모리 소자 및 그 제조방법
JPH05102490A (ja) 半導体記憶装置およびその製造方法
KR100316709B1 (ko) 불휘발성 메모리 장치 제조 방법
USRE37959E1 (en) Semiconductor integrated circuit device and method of manufacturing the same
US5229632A (en) Electrically erasable memory device having erase-electrode connected to substrate junction
JP2855509B2 (ja) 不揮発性半導体メモリ装置の製造方法
US6194270B1 (en) Process for the manufacturing of an electrically programmable non-volatile memory device
US5863822A (en) Method of making non-volatile semiconductor memory devices having large capacitance between floating and control gates
US6025229A (en) Method of fabricating split-gate source side injection flash memory array
US5576232A (en) Fabrication process for flash memory in which channel lengths are controlled
JPH02295169A (ja) 不揮発性半導体記憶装置
US6320217B1 (en) Semiconductor memory device
KR100319617B1 (ko) 반도체 소자 및 그 제조방법
JP2784765B2 (ja) 半導体不揮発性メモリの製造方法

Legal Events

Date Code Title Description
S531 Written request for registration of change of domicile

Free format text: JAPANESE INTERMEDIATE CODE: R313531

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

EXPY Cancellation because of completion of term