JPH0585875B2 - - Google Patents
Info
- Publication number
- JPH0585875B2 JPH0585875B2 JP60075957A JP7595785A JPH0585875B2 JP H0585875 B2 JPH0585875 B2 JP H0585875B2 JP 60075957 A JP60075957 A JP 60075957A JP 7595785 A JP7595785 A JP 7595785A JP H0585875 B2 JPH0585875 B2 JP H0585875B2
- Authority
- JP
- Japan
- Prior art keywords
- clock
- data
- latch
- delay
- memory
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 238000012360 testing method Methods 0.000 claims description 28
- 230000015654 memory Effects 0.000 claims description 27
- 238000010586 diagram Methods 0.000 description 5
- 230000000630 rising effect Effects 0.000 description 3
- 238000013500 data storage Methods 0.000 description 2
- 230000006870 function Effects 0.000 description 2
- 238000005259 measurement Methods 0.000 description 2
- 230000004044 response Effects 0.000 description 2
- 230000005856 abnormality Effects 0.000 description 1
- 230000002950 deficient Effects 0.000 description 1
- 230000001934 delay Effects 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000011990 functional testing Methods 0.000 description 1
- 230000008676 import Effects 0.000 description 1
- 230000006872 improvement Effects 0.000 description 1
- 238000000034 method Methods 0.000 description 1
- 230000002093 peripheral effect Effects 0.000 description 1
Classifications
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/3181—Functional testing
- G01R31/319—Tester hardware, i.e. output processing circuits
- G01R31/31903—Tester hardware, i.e. output processing circuits tester configuration
- G01R31/31908—Tester set-up, e.g. configuring the tester to the device under test [DUT], down loading test patterns
- G01R31/3191—Calibration
Landscapes
- Engineering & Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Tests Of Electronic Circuits (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP60075957A JPS61234377A (ja) | 1985-04-10 | 1985-04-10 | アナログlsi試験装置 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP60075957A JPS61234377A (ja) | 1985-04-10 | 1985-04-10 | アナログlsi試験装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS61234377A JPS61234377A (ja) | 1986-10-18 |
JPH0585875B2 true JPH0585875B2 (de) | 1993-12-09 |
Family
ID=13591213
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP60075957A Granted JPS61234377A (ja) | 1985-04-10 | 1985-04-10 | アナログlsi試験装置 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS61234377A (de) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2839938B2 (ja) * | 1990-06-27 | 1998-12-24 | 富士通株式会社 | 回路模擬試験装置及び該装置における半導体集積回路の試験方法 |
-
1985
- 1985-04-10 JP JP60075957A patent/JPS61234377A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS61234377A (ja) | 1986-10-18 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP3220480B2 (ja) | 自動テスト装置用イベントシーケンサ | |
US5142223A (en) | Device for testing semiconductor device | |
JP2003149304A (ja) | 試験装置 | |
US4837521A (en) | Delay line control system for automatic test equipment | |
JP2001324549A (ja) | テストパターンやストローブ信号の発生装置及びタイミングデータへの遅延時間の挿入方法 | |
JPH0585875B2 (de) | ||
EP1653239B1 (de) | Testvorrichtung mit einer einrichtung zur wellenform-formatierung | |
JPH11202028A (ja) | Icテスタ | |
JP2001305197A (ja) | 半導体集積回路試験におけるパルス幅タイミング誤差補正のための較正方法および装置 | |
JP3134409B2 (ja) | Lsiテスタ | |
JP2921291B2 (ja) | パターン信号発生器に同期したac測定電圧印加回路 | |
JPH06265597A (ja) | 半導体集積回路の試験装置 | |
JPH1194905A (ja) | 半導体試験装置 | |
JP4192336B2 (ja) | パターン発生回路 | |
JP2833695B2 (ja) | Ic試験装置 | |
JP2000149593A (ja) | Ic試験装置 | |
JP3408482B2 (ja) | 集積回路テスターおよび集積回路試験方法 | |
JPH11316260A (ja) | 半導体試験装置 | |
JPH0436673A (ja) | 電子部品試験装置 | |
JP4192429B2 (ja) | Ic試験装置、その制御方法、及び記憶媒体 | |
JPH11191080A (ja) | メモリ試験装置 | |
JPH0434703B2 (de) | ||
JPH026769A (ja) | テスターのタイミング信号発生回路 | |
JPH10239395A (ja) | 半導体試験装置 | |
JP3404932B2 (ja) | 電子回路の検査装置 |