JPH0580698B2 - - Google Patents
Info
- Publication number
- JPH0580698B2 JPH0580698B2 JP60242141A JP24214185A JPH0580698B2 JP H0580698 B2 JPH0580698 B2 JP H0580698B2 JP 60242141 A JP60242141 A JP 60242141A JP 24214185 A JP24214185 A JP 24214185A JP H0580698 B2 JPH0580698 B2 JP H0580698B2
- Authority
- JP
- Japan
- Prior art keywords
- read
- data
- register
- write
- address
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
- 230000003111 delayed effect Effects 0.000 claims description 12
- 238000000034 method Methods 0.000 claims description 9
- 230000010365 information processing Effects 0.000 claims description 4
- 238000010586 diagram Methods 0.000 description 5
- 238000007796 conventional method Methods 0.000 description 2
- 238000013500 data storage Methods 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 230000004044 response Effects 0.000 description 2
- 102100023882 Endoribonuclease ZC3H12A Human genes 0.000 description 1
- 101710112715 Endoribonuclease ZC3H12A Proteins 0.000 description 1
- 230000001934 delay Effects 0.000 description 1
- QGVYYLZOAMMKAH-UHFFFAOYSA-N pegnivacogin Chemical compound COCCOC(=O)NCCCCC(NC(=O)OCCOC)C(=O)NCCCCCCOP(=O)(O)O QGVYYLZOAMMKAH-UHFFFAOYSA-N 0.000 description 1
Landscapes
- Memory System (AREA)
- Executing Machine-Instructions (AREA)
- Multi Processors (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP60242141A JPS62102354A (ja) | 1985-10-29 | 1985-10-29 | アクセス制御方式 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP60242141A JPS62102354A (ja) | 1985-10-29 | 1985-10-29 | アクセス制御方式 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS62102354A JPS62102354A (ja) | 1987-05-12 |
| JPH0580698B2 true JPH0580698B2 (es) | 1993-11-10 |
Family
ID=17084921
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP60242141A Granted JPS62102354A (ja) | 1985-10-29 | 1985-10-29 | アクセス制御方式 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS62102354A (es) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH03273354A (ja) * | 1990-03-23 | 1991-12-04 | Japan Electron Control Syst Co Ltd | 制御装置の相互通信方法 |
Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS57191753A (en) * | 1981-05-22 | 1982-11-25 | Hitachi Ltd | Register controlling system |
-
1985
- 1985-10-29 JP JP60242141A patent/JPS62102354A/ja active Granted
Patent Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS57191753A (en) * | 1981-05-22 | 1982-11-25 | Hitachi Ltd | Register controlling system |
Also Published As
| Publication number | Publication date |
|---|---|
| JPS62102354A (ja) | 1987-05-12 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4835684A (en) | Microcomputer capable of transferring data from one location to another within a memory without an intermediary data bus | |
| JPH10187359A (ja) | データ記憶システム及び同システムに適用するデータ転送方法 | |
| JPH04363746A (ja) | Ｄｍａ機能を有するマイクロコンピュータシステム | |
| CA1279407C (en) | Buffer storage control system | |
| EP0287600B1 (en) | Method and device to execute two instruction sequences in an order determined in advance | |
| AU596234B2 (en) | Method and device to execute two instruction sequences in an order determined in advance | |
| JPS6145272B2 (es) | ||
| JPH0580698B2 (es) | ||
| EP0321775B1 (en) | Secure data processing system using commodity devices | |
| JP2522412B2 (ja) | プログラマブルコントロ―ラと入出力装置の間の通信方法 | |
| JPH0340417B2 (es) | ||
| JPS63142455A (ja) | 半導体記憶装置 | |
| JPS6326753A (ja) | メモリ−バス制御方法 | |
| JPS6146552A (ja) | 情報処理装置 | |
| JPS5856891B2 (ja) | 情報処理システム | |
| JP2642087B2 (ja) | 主記憶装置間データ転送処理機構 | |
| JPS617954A (ja) | 主メモリの読み出し方式 | |
| JP2606824Y2 (ja) | マルチポートメモリ装置 | |
| JP2555580B2 (ja) | 記憶装置制御方式 | |
| JPS61117651A (ja) | インタ−フエイス装置 | |
| JPS5921062B2 (ja) | メモリ競合制御方式 | |
| JPH0236011B2 (es) | ||
| JPH01230163A (ja) | 情報処理装置 | |
| JPH07182066A (ja) | Ｌｓｉおよびそのクロック信号制御方法 | |
| JPH02257344A (ja) | キャッシュ・メインメモリ制御回路 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| LAPS | Cancellation because of no payment of annual fees |