JPH0575206B2 - - Google Patents
Info
- Publication number
- JPH0575206B2 JPH0575206B2 JP60063415A JP6341585A JPH0575206B2 JP H0575206 B2 JPH0575206 B2 JP H0575206B2 JP 60063415 A JP60063415 A JP 60063415A JP 6341585 A JP6341585 A JP 6341585A JP H0575206 B2 JPH0575206 B2 JP H0575206B2
- Authority
- JP
- Japan
- Prior art keywords
- phase
- counter
- circuit
- control signal
- clkb
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
- 230000001360 synchronised effect Effects 0.000 claims description 10
- 238000010586 diagram Methods 0.000 description 3
- 230000000630 rising effect Effects 0.000 description 3
- 238000004891 communication Methods 0.000 description 2
- 230000000694 effects Effects 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 238000000034 method Methods 0.000 description 1
Landscapes
- Synchronisation In Digital Transmission Systems (AREA)
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP60063415A JPS61224521A (ja) | 1985-03-29 | 1985-03-29 | 位相同期回路 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP60063415A JPS61224521A (ja) | 1985-03-29 | 1985-03-29 | 位相同期回路 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS61224521A JPS61224521A (ja) | 1986-10-06 |
| JPH0575206B2 true JPH0575206B2 (enrdf_load_stackoverflow) | 1993-10-20 |
Family
ID=13228634
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP60063415A Granted JPS61224521A (ja) | 1985-03-29 | 1985-03-29 | 位相同期回路 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS61224521A (enrdf_load_stackoverflow) |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2692071B2 (ja) * | 1987-02-25 | 1997-12-17 | 日本電気株式会社 | 位相同期パルス発生回路 |
| JPH0236614A (ja) * | 1988-07-26 | 1990-02-06 | Anritsu Corp | クロックパルス発生回路 |
-
1985
- 1985-03-29 JP JP60063415A patent/JPS61224521A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS61224521A (ja) | 1986-10-06 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US3755748A (en) | Digital phase shifter/synchronizer and method of shifting | |
| JP3120994B2 (ja) | デジタル交換装置 | |
| US4771441A (en) | Synchronizing unit | |
| JPH0292021A (ja) | ディジタルpll回路 | |
| JP2595887B2 (ja) | ビット同期回路 | |
| US4942595A (en) | Circuit for dividing the frequency of a digital clock signal by two and one-half | |
| US6329861B1 (en) | Clock generator circuit | |
| US3316503A (en) | Digital phase-modulated generator | |
| JPH0575206B2 (enrdf_load_stackoverflow) | ||
| KR880000676B1 (ko) | 입력신호와 발진기의 출력신호의 위상을 동기화시키는 방법 및 장치 | |
| JPS63232615A (ja) | クロツク切替回路 | |
| JPS6253539A (ja) | フレ−ム同期方式 | |
| JP2000099188A (ja) | クロック切替回路 | |
| JP2737607B2 (ja) | クロック切替回路 | |
| JPH0282812A (ja) | クロック切換方式 | |
| JPH0879029A (ja) | 4相クロツクパルス発生回路 | |
| JPH04159691A (ja) | 同期式半導体記憶装置 | |
| JP2679471B2 (ja) | クロック切替回路 | |
| SU1406782A1 (ru) | Цифровой синтезатор частот | |
| JP2533371Y2 (ja) | 多相クロック発生回路 | |
| JPS6350896B2 (enrdf_load_stackoverflow) | ||
| JPS62191910A (ja) | クロツク制御方式 | |
| JP2722919B2 (ja) | クロック間ディレイ生成回路 | |
| SU1332553A1 (ru) | Устройство фазовой синхронизации | |
| JPH0691425B2 (ja) | D形フリップフロップを使用した分周回路 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| LAPS | Cancellation because of no payment of annual fees |