JPH0569294B2 - - Google Patents
Info
- Publication number
- JPH0569294B2 JPH0569294B2 JP61166652A JP16665286A JPH0569294B2 JP H0569294 B2 JPH0569294 B2 JP H0569294B2 JP 61166652 A JP61166652 A JP 61166652A JP 16665286 A JP16665286 A JP 16665286A JP H0569294 B2 JPH0569294 B2 JP H0569294B2
- Authority
- JP
- Japan
- Prior art keywords
- film
- deposited
- conductive film
- hole
- fine
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Landscapes
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP16665286A JPS6324638A (ja) | 1986-07-17 | 1986-07-17 | 微細ホ−ルうめこみ方法 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP16665286A JPS6324638A (ja) | 1986-07-17 | 1986-07-17 | 微細ホ−ルうめこみ方法 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS6324638A JPS6324638A (ja) | 1988-02-02 |
JPH0569294B2 true JPH0569294B2 (enrdf_load_stackoverflow) | 1993-09-30 |
Family
ID=15835234
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP16665286A Granted JPS6324638A (ja) | 1986-07-17 | 1986-07-17 | 微細ホ−ルうめこみ方法 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6324638A (enrdf_load_stackoverflow) |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS60233840A (ja) * | 1984-05-04 | 1985-11-20 | Nec Corp | 段差の被覆方法 |
-
1986
- 1986-07-17 JP JP16665286A patent/JPS6324638A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS6324638A (ja) | 1988-02-02 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4630357A (en) | Method for forming improved contacts between interconnect layers of an integrated circuit | |
JPH05114587A (ja) | コンタクト包囲条件のない集積回路メタリゼーシヨン及びその製造方法 | |
JPH0680737B2 (ja) | 半導体装置の製造方法 | |
US4764483A (en) | Method for burying a step in a semiconductor substrate | |
JP2001053026A (ja) | 半導体装置の製造方法 | |
JPS62204523A (ja) | コンタクト電極の形成方法 | |
JPH05234935A (ja) | 半導体装置及びその製造方法 | |
JP3248234B2 (ja) | 埋め込みプラグの形成方法 | |
JPH0569294B2 (enrdf_load_stackoverflow) | ||
US5930670A (en) | Method of forming a tungsten plug of a semiconductor device | |
KR100197669B1 (ko) | 반도체 소자의 금속배선 형성방법 | |
JP2821157B2 (ja) | 配線形成方法 | |
JP3087692B2 (ja) | 半導体装置の製造方法 | |
JP3119198B2 (ja) | 半導体装置の製造方法 | |
JPH01107557A (ja) | 配線の形成方法 | |
JPH0653326A (ja) | 半導体装置の製造方法 | |
KR100257154B1 (ko) | 반도체 소자의 금속 배선 형성 방법 | |
KR100215830B1 (ko) | 배선형성방법 | |
JP2546482B2 (ja) | 半導体装置及びその製造方法 | |
JPH084088B2 (ja) | 薄膜形成方法 | |
KR100236095B1 (ko) | 반도체 소자의 금속배선 형성방법 | |
JPS6351659A (ja) | 配線の形成方法 | |
KR100369352B1 (ko) | 반도체 장치 및 그 제조방법 | |
JPS6346751A (ja) | 2つの金属化面間の絶縁層中に低抵抗接合層を製造する方法 | |
JPH01107559A (ja) | 配線の形成方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
EXPY | Cancellation because of completion of term |