JPH054855B2 - - Google Patents
Info
- Publication number
- JPH054855B2 JPH054855B2 JP55125021A JP12502180A JPH054855B2 JP H054855 B2 JPH054855 B2 JP H054855B2 JP 55125021 A JP55125021 A JP 55125021A JP 12502180 A JP12502180 A JP 12502180A JP H054855 B2 JPH054855 B2 JP H054855B2
- Authority
- JP
- Japan
- Prior art keywords
- gate
- gate circuit
- circuit
- inverter
- terminal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/0008—Arrangements for reducing power consumption
- H03K19/0013—Arrangements for reducing power consumption in field effect transistor circuits
Landscapes
- Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Computing Systems (AREA)
- General Engineering & Computer Science (AREA)
- Mathematical Physics (AREA)
- Electronic Switches (AREA)
- Logic Circuits (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP55125021A JPS5750133A (en) | 1980-09-09 | 1980-09-09 | Buffer circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP55125021A JPS5750133A (en) | 1980-09-09 | 1980-09-09 | Buffer circuit |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5750133A JPS5750133A (en) | 1982-03-24 |
JPH054855B2 true JPH054855B2 (enrdf_load_stackoverflow) | 1993-01-21 |
Family
ID=14899888
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP55125021A Granted JPS5750133A (en) | 1980-09-09 | 1980-09-09 | Buffer circuit |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5750133A (enrdf_load_stackoverflow) |
Families Citing this family (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0616585B2 (ja) * | 1983-12-16 | 1994-03-02 | 株式会社日立製作所 | バツフア回路 |
JPS6182530A (ja) * | 1984-07-02 | 1986-04-26 | テキサス インスツルメンツ インコ−ポレイテツド | Cmos回路 |
JPH0695641B2 (ja) * | 1985-04-12 | 1994-11-24 | 株式会社日立製作所 | 電荷平衡標本化比較器 |
US4833473A (en) * | 1987-10-05 | 1989-05-23 | Harris Semiconductor Patents, Inc. | Digital to analog converter with switch function compensation |
JPH02114718A (ja) * | 1988-10-25 | 1990-04-26 | Nec Corp | 出力バッファ回路 |
US5541541A (en) * | 1994-11-23 | 1996-07-30 | Texas Instruments Incorporated | Comparator circuit for decreasing shoot-through current on power switches |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5612128A (en) * | 1979-07-12 | 1981-02-06 | Toshiba Corp | Cmos buffer circuit |
-
1980
- 1980-09-09 JP JP55125021A patent/JPS5750133A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS5750133A (en) | 1982-03-24 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5578941A (en) | Voltage compensating CMOS input buffer circuit | |
US6127841A (en) | CMOS buffer having stable threshold voltage | |
JPH0440798B2 (enrdf_load_stackoverflow) | ||
JPS58151124A (ja) | レベル変換回路 | |
US20250023566A1 (en) | Voltage level shifter with multi-step programmable high supply voltage and high supply voltage-dependent variable low supply and gate bias voltages | |
US4267501A (en) | NMOS Voltage reference generator | |
JPH054855B2 (enrdf_load_stackoverflow) | ||
US5550486A (en) | Circuit and method for providing a known logic state at insufficient supply voltage | |
US7031349B1 (en) | Multiplexer circuit and analogue-to-digital converter | |
JPH0613884A (ja) | 信号トランスレータ回路 | |
KR910003604B1 (ko) | 차아지업 및 디스차아지 회로를 이용한 기준전압 발생회로 | |
JPS6358493B2 (enrdf_load_stackoverflow) | ||
JPH08181600A (ja) | レベルシフト回路 | |
JPH05152936A (ja) | 論理回路 | |
JP2944277B2 (ja) | バッファ回路 | |
JPH0210763A (ja) | 半導体集積回路 | |
JP3184369B2 (ja) | 半導体集積回路装置 | |
US20030102888A1 (en) | Input buffer circuit | |
JPH0697796A (ja) | パワーオンリセット回路 | |
JPH0793557B2 (ja) | 半導体回路 | |
JP3226535B2 (ja) | 出力バッファ回路 | |
JPH0529910A (ja) | 論理回路 | |
JPH0347012B2 (enrdf_load_stackoverflow) | ||
JPH0237833A (ja) | 出力回路 | |
KR0179911B1 (ko) | 반도체 메모리의 3상태 로직회로 |