JPH0547130B2 - - Google Patents
Info
- Publication number
- JPH0547130B2 JPH0547130B2 JP61077602A JP7760286A JPH0547130B2 JP H0547130 B2 JPH0547130 B2 JP H0547130B2 JP 61077602 A JP61077602 A JP 61077602A JP 7760286 A JP7760286 A JP 7760286A JP H0547130 B2 JPH0547130 B2 JP H0547130B2
- Authority
- JP
- Japan
- Prior art keywords
- value
- logical value
- circuit
- logic
- signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 238000006243 chemical reaction Methods 0.000 claims description 5
- 238000010586 diagram Methods 0.000 description 3
- 230000000694 effects Effects 0.000 description 2
- 230000008054 signal transmission Effects 0.000 description 2
- 230000010354 integration Effects 0.000 description 1
- 238000000034 method Methods 0.000 description 1
- 239000004065 semiconductor Substances 0.000 description 1
Landscapes
- Logic Circuits (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP61077602A JPS62233927A (ja) | 1986-04-03 | 1986-04-03 | 4値2値変換回路 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP61077602A JPS62233927A (ja) | 1986-04-03 | 1986-04-03 | 4値2値変換回路 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS62233927A JPS62233927A (ja) | 1987-10-14 |
JPH0547130B2 true JPH0547130B2 (enrdf_load_stackoverflow) | 1993-07-15 |
Family
ID=13638486
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP61077602A Granted JPS62233927A (ja) | 1986-04-03 | 1986-04-03 | 4値2値変換回路 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS62233927A (enrdf_load_stackoverflow) |
Families Citing this family (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2818449B2 (ja) * | 1989-09-29 | 1998-10-30 | 関西日本電気株式会社 | 論理集積回路 |
JP6253418B2 (ja) * | 2014-01-17 | 2017-12-27 | エスアイアイ・セミコンダクタ株式会社 | ボルテージレギュレータおよび半導体装置 |
CN104320127A (zh) * | 2014-11-14 | 2015-01-28 | 浙江工商大学 | 一种qc转换为bc13的cmos电路单元 |
CN104320126A (zh) * | 2014-11-14 | 2015-01-28 | 浙江工商大学 | Qc变换bc21的电路单元 |
CN104579310A (zh) * | 2014-11-14 | 2015-04-29 | 浙江工商大学 | 基于cmos的qb32模块电路单元 |
CN104333370A (zh) * | 2014-11-14 | 2015-02-04 | 浙江工商大学 | 基于四二值时钟的qbc20电路 |
CN104320128A (zh) * | 2014-11-14 | 2015-01-28 | 浙江工商大学 | 一种基于cmos的qbc23电路 |
-
1986
- 1986-04-03 JP JP61077602A patent/JPS62233927A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS62233927A (ja) | 1987-10-14 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP2717111B2 (ja) | 送信ゲート直列マルチプレクサ | |
JPH0547130B2 (enrdf_load_stackoverflow) | ||
US4894563A (en) | Output macrocell for programmable logic device | |
US6040709A (en) | Ternary signal input circuit | |
US4916653A (en) | Adder using multi-state logic | |
JPH0287283A (ja) | 半導体集積回路装置 | |
US5623434A (en) | Structure and method of using an arithmetic and logic unit for carry propagation stage of a multiplier | |
JPS6126326A (ja) | 半導体集積回路内伝送方式 | |
JPS60253315A (ja) | 可変遅延回路 | |
JPS61129916A (ja) | 遅延回路 | |
US7443846B1 (en) | Implementation of a multiplexer in integrated circuitry | |
JPS63115424A (ja) | 半導体集積回路 | |
JPS60160728A (ja) | 並‐直列変換器 | |
US3582682A (en) | Data bus transfer system | |
JPH01198116A (ja) | 入力バッファ回路 | |
JPS62192085A (ja) | ビツト処理回路 | |
JP2569765B2 (ja) | 信号処理集積回路装置 | |
JPH04215125A (ja) | キャリセレクトアダー | |
JPS6022356A (ja) | 大規模集積回路 | |
JPS59133757A (ja) | シリアルデ−タ転送方法 | |
JPS62185438A (ja) | 多値入出力方法 | |
JPH04368021A (ja) | 集積回路 | |
JPH05336174A (ja) | 多値・デジタル混在システム | |
JPS5983234A (ja) | 大規模集積回路 | |
JPS61102763A (ja) | 半導体集積回路 |