JPH053769B2 - - Google Patents

Info

Publication number
JPH053769B2
JPH053769B2 JP58110926A JP11092683A JPH053769B2 JP H053769 B2 JPH053769 B2 JP H053769B2 JP 58110926 A JP58110926 A JP 58110926A JP 11092683 A JP11092683 A JP 11092683A JP H053769 B2 JPH053769 B2 JP H053769B2
Authority
JP
Japan
Prior art keywords
channel mosfets
output node
circuit block
group
potential point
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP58110926A
Other languages
English (en)
Japanese (ja)
Other versions
JPS604332A (ja
Inventor
Makoto Hanawa
Tadahiko Nishimukai
Yoshiki Noguchi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP58110926A priority Critical patent/JPS604332A/ja
Publication of JPS604332A publication Critical patent/JPS604332A/ja
Publication of JPH053769B2 publication Critical patent/JPH053769B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
    • H03K19/17748—Structural details of configuration resources
    • H03K19/17764—Structural details of configuration resources for reliability
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
    • H03K19/17704—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form the logic functions being realised by the interconnection of rows and columns
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
    • H03K19/17724—Structural details of logic blocks
    • H03K19/17728—Reconfigurable logic blocks, e.g. lookup tables
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/20—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits characterised by logic function, e.g. AND, OR, NOR, NOT circuits
    • H03K19/21—EXCLUSIVE-OR circuits, i.e. giving output if input signal exists at only one input; COINCIDENCE circuits, i.e. giving output only if all input signals are identical
    • H03K19/215—EXCLUSIVE-OR circuits, i.e. giving output if input signal exists at only one input; COINCIDENCE circuits, i.e. giving output only if all input signals are identical using field-effect transistors

Landscapes

  • Physics & Mathematics (AREA)
  • Mathematical Physics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Logic Circuits (AREA)
  • Compression, Expansion, Code Conversion, And Decoders (AREA)
JP58110926A 1983-06-22 1983-06-22 デコ−ダ型論理演算回路 Granted JPS604332A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58110926A JPS604332A (ja) 1983-06-22 1983-06-22 デコ−ダ型論理演算回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58110926A JPS604332A (ja) 1983-06-22 1983-06-22 デコ−ダ型論理演算回路

Publications (2)

Publication Number Publication Date
JPS604332A JPS604332A (ja) 1985-01-10
JPH053769B2 true JPH053769B2 (enExample) 1993-01-18

Family

ID=14548111

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58110926A Granted JPS604332A (ja) 1983-06-22 1983-06-22 デコ−ダ型論理演算回路

Country Status (1)

Country Link
JP (1) JPS604332A (enExample)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7257045B2 (en) * 2005-11-28 2007-08-14 Advanced Micro Devices, Inc. Uni-stage delay speculative address decoder

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5244551A (en) * 1975-10-06 1977-04-07 Toshiba Corp Logic circuit

Also Published As

Publication number Publication date
JPS604332A (ja) 1985-01-10

Similar Documents

Publication Publication Date Title
JPS6359171B2 (enExample)
JP2956847B2 (ja) 排他的オア・ゲート回路
JPH035095B2 (enExample)
JP2636749B2 (ja) Ｘｏｒ回路と反転セレクタ回路及びこれらを用いた加算回路
JP2519227B2 (ja) 桁上げ伝播速度を増加させるダイナミック論理回路を含むグル−プ段を有する並列リバイナリ加算回路
CN1014557B (zh) 数字集成电路
JPH053769B2 (enExample)
US11152942B2 (en) Three-input exclusive NOR/OR gate using a CMOS circuit
JPH0476133B2 (enExample)
JPS60198922A (ja) Ｍｏｓｆｅｔ回路
JPH01228023A (ja) 全加算器
US7138833B2 (en) Selector circuit
US5847983A (en) Full subtracter
KR100278992B1 (ko) 전가산기
JPH02123826A (ja) Ｃｍｏｓインバータ回路
US4621370A (en) Binary synchronous count and clear bit-slice module
JP2546398B2 (ja) レベル変換回路
JPS61212118A (ja) 一致検出回路
JPH11163718A (ja) 論理ゲート
JP2574756B2 (ja) 相補形ｍｏｓ集積回路
JPH0355045B2 (enExample)
JPH09162723A (ja) フィールドプログラマブルゲートアレイ
JPH02232577A (ja) 出力回路
JPH0410251B2 (enExample)
JPH0127612B2 (enExample)