JPH0530056B2 - - Google Patents

Info

Publication number
JPH0530056B2
JPH0530056B2 JP59215548A JP21554884A JPH0530056B2 JP H0530056 B2 JPH0530056 B2 JP H0530056B2 JP 59215548 A JP59215548 A JP 59215548A JP 21554884 A JP21554884 A JP 21554884A JP H0530056 B2 JPH0530056 B2 JP H0530056B2
Authority
JP
Japan
Prior art keywords
wiring
layer
region
melting point
point metal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP59215548A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6193648A (ja
Inventor
Toshiji Yamauchi
Nobuhito Iwasaki
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP21554884A priority Critical patent/JPS6193648A/ja
Publication of JPS6193648A publication Critical patent/JPS6193648A/ja
Publication of JPH0530056B2 publication Critical patent/JPH0530056B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
JP21554884A 1984-10-15 1984-10-15 半導体装置の製造方法 Granted JPS6193648A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP21554884A JPS6193648A (ja) 1984-10-15 1984-10-15 半導体装置の製造方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP21554884A JPS6193648A (ja) 1984-10-15 1984-10-15 半導体装置の製造方法

Publications (2)

Publication Number Publication Date
JPS6193648A JPS6193648A (ja) 1986-05-12
JPH0530056B2 true JPH0530056B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1993-05-07

Family

ID=16674252

Family Applications (1)

Application Number Title Priority Date Filing Date
JP21554884A Granted JPS6193648A (ja) 1984-10-15 1984-10-15 半導体装置の製造方法

Country Status (1)

Country Link
JP (1) JPS6193648A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5846650A (ja) * 1981-09-16 1983-03-18 Nippon Telegr & Teleph Corp <Ntt> 電極配線の製造方法

Also Published As

Publication number Publication date
JPS6193648A (ja) 1986-05-12

Similar Documents

Publication Publication Date Title
JPS6173370A (ja) 半導体装置及びその製造方法
JPH088224B2 (ja) 集積回路のコンタクト及び内部接続線の形成方法
US4590666A (en) Method for producing a bipolar transistor having a reduced base region
JP3626773B2 (ja) 半導体デバイスの導電層、ｍｏｓｆｅｔ及びそれらの製造方法
JPH038343A (ja) バイポーラトランジスタとその製造方法
US4217153A (en) Method of manufacturing semiconductor device
JPS6252963A (ja) バイポ−ラトランジスタの製造方法
JPS6213819B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JPH0241170B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
US4883772A (en) Process for making a self-aligned silicide shunt
KR100328905B1 (ko) 내화성금속실리사이드층형성방법
JPH1092764A (ja) 半導体素子のポリサイド層形成方法
JPH0530056B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JPS647509B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JPS6134255B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JPS6068656A (ja) 半導体装置の製造方法
JPS63114261A (ja) トランジスタ用の自己整合型ベース分路
JPH0230124A (ja) 半導体装置の製造方法
JPS629226B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JP2745946B2 (ja) 半導体集積回路の製造方法
JP2575204B2 (ja) バイポーラ型半導体集積回路装置の製造方法
JPS5980968A (ja) 半導体集積回路装置の製造方法
JPH08316475A (ja) 半導体装置およびその製造方法
JPS6120154B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JPS6145392B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)