JPH0519795B2 - - Google Patents
Info
- Publication number
- JPH0519795B2 JPH0519795B2 JP60216688A JP21668885A JPH0519795B2 JP H0519795 B2 JPH0519795 B2 JP H0519795B2 JP 60216688 A JP60216688 A JP 60216688A JP 21668885 A JP21668885 A JP 21668885A JP H0519795 B2 JPH0519795 B2 JP H0519795B2
- Authority
- JP
- Japan
- Prior art keywords
- data bus
- semiconductor memory
- memory device
- column data
- column
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Landscapes
- Techniques For Improving Reliability Of Storages (AREA)
- For Increasing The Reliability Of Semiconductor Memories (AREA)
- Static Random-Access Memory (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP60216688A JPS6276093A (ja) | 1985-09-30 | 1985-09-30 | 半導体記憶装置 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP60216688A JPS6276093A (ja) | 1985-09-30 | 1985-09-30 | 半導体記憶装置 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS6276093A JPS6276093A (ja) | 1987-04-08 |
| JPH0519795B2 true JPH0519795B2 (en:Method) | 1993-03-17 |
Family
ID=16692361
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP60216688A Granted JPS6276093A (ja) | 1985-09-30 | 1985-09-30 | 半導体記憶装置 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6276093A (en:Method) |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS6069891A (ja) * | 1983-09-22 | 1985-04-20 | Nec Corp | 半導体メモリ装置 |
-
1985
- 1985-09-30 JP JP60216688A patent/JPS6276093A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS6276093A (ja) | 1987-04-08 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US5056095A (en) | Semiconductor memory having error correction circuit | |
| US4796224A (en) | Layout for stable high speed semiconductor memory device | |
| US5159572A (en) | DRAM architecture having distributed address decoding and timing control | |
| EP0155521B1 (en) | A semiconductor memory device | |
| KR0164391B1 (ko) | 고속동작을 위한 회로 배치 구조를 가지는 반도체 메모리 장치 | |
| US6788600B2 (en) | Non-volatile semiconductor memory | |
| JPH0642536B2 (ja) | 半導体記憶装置 | |
| JP3781819B2 (ja) | 三重ポートを有する半導体メモリ装置 | |
| JPH0831573B2 (ja) | ダイナミックram | |
| JP2643953B2 (ja) | 集積メモリ回路 | |
| JP3283547B2 (ja) | 半導体メモリ装置 | |
| JPH0519795B2 (en:Method) | ||
| JPH08255479A (ja) | 半導体記憶装置 | |
| JP3732111B2 (ja) | 半導体装置 | |
| JPH0582746A (ja) | 半導体記憶装置 | |
| JP2000340763A (ja) | 半導体記憶装置 | |
| JPS6233625B2 (en:Method) | ||
| US5337286A (en) | Semiconductor memory device | |
| JP3020614B2 (ja) | 半導体記憶装置 | |
| JPH0793376B2 (ja) | 半導体記憶装置 | |
| KR930001743B1 (ko) | 반도체 메모리 어레이의 비트라인 배열방법 | |
| JPS6037760Y2 (ja) | 半導体記憶装置 | |
| JP3292141B2 (ja) | 半導体記憶装置 | |
| KR100200497B1 (ko) | 반도체 메모리장치 | |
| JPS61261898A (ja) | 半導体記憶装置 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| EXPY | Cancellation because of completion of term |