JPH048876B2 - - Google Patents

Info

Publication number
JPH048876B2
JPH048876B2 JP59189107A JP18910784A JPH048876B2 JP H048876 B2 JPH048876 B2 JP H048876B2 JP 59189107 A JP59189107 A JP 59189107A JP 18910784 A JP18910784 A JP 18910784A JP H048876 B2 JPH048876 B2 JP H048876B2
Authority
JP
Japan
Prior art keywords
transistor
power supply
level
internal signal
refresh
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP59189107A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6166295A (ja
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP59189107A priority Critical patent/JPS6166295A/ja
Priority to US06/774,430 priority patent/US4807197A/en
Priority to EP85111433A priority patent/EP0174638B1/en
Priority to DE8585111433T priority patent/DE3585760D1/de
Publication of JPS6166295A publication Critical patent/JPS6166295A/ja
Publication of JPH048876B2 publication Critical patent/JPH048876B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/22—Read-write [R-W] timing or clocking circuits; Read-write [R-W] control signal generators or management 
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
    • G11C11/406—Management or control of the refreshing or charge-regeneration cycles

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Dram (AREA)
  • For Increasing The Reliability Of Semiconductor Memories (AREA)
JP59189107A 1984-09-10 1984-09-10 半導体メモリ Granted JPS6166295A (ja)

Priority Applications (4)

Application Number Priority Date Filing Date Title
JP59189107A JPS6166295A (ja) 1984-09-10 1984-09-10 半導体メモリ
US06/774,430 US4807197A (en) 1984-09-10 1985-09-10 Integrated circuit with function of monitoring an internal signal
EP85111433A EP0174638B1 (en) 1984-09-10 1985-09-10 Integrated circuit with function of monitoring an internal signal
DE8585111433T DE3585760D1 (de) 1984-09-10 1985-09-10 Integrierte schaltung mit einer ueberwachungsfunktion eines internen signales.

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP59189107A JPS6166295A (ja) 1984-09-10 1984-09-10 半導体メモリ

Publications (2)

Publication Number Publication Date
JPS6166295A JPS6166295A (ja) 1986-04-05
JPH048876B2 true JPH048876B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1992-02-18

Family

ID=16235481

Family Applications (1)

Application Number Title Priority Date Filing Date
JP59189107A Granted JPS6166295A (ja) 1984-09-10 1984-09-10 半導体メモリ

Country Status (4)

Country Link
US (1) US4807197A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
EP (1) EP0174638B1 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JP (1) JPS6166295A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
DE (1) DE3585760D1 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4807196A (en) * 1986-03-24 1989-02-21 Nec Corporation Refresh address counter test control circuit for dynamic random access memory system
JP3225533B2 (ja) * 1991-04-11 2001-11-05 日本電気株式会社 ダイナミック型半導体メモリ装置
JPH04372790A (ja) * 1991-06-21 1992-12-25 Sharp Corp 半導体記憶装置
KR100372245B1 (ko) * 1995-08-24 2004-02-25 삼성전자주식회사 워드라인순차제어반도체메모리장치
WO1999019879A1 (en) * 1997-10-10 1999-04-22 Rambus Incorporated Dram core refresh with reduced spike current
DE102006020098A1 (de) * 2006-04-29 2007-10-31 Infineon Technologies Ag Speicherschaltung und Verfahren zum Auffrischen von dynamischen Speicherzellen

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4145760A (en) * 1978-04-11 1979-03-20 Ncr Corporation Memory device having a reduced number of pins
JPS55150192A (en) * 1979-05-08 1980-11-21 Nec Corp Memory unit
JPS5835783A (ja) * 1981-08-24 1983-03-02 Fujitsu Ltd 半導体メモリ
JPS5972153A (ja) * 1982-10-18 1984-04-24 Toshiba Corp 半導体集積回路装置
JPS59104795A (ja) * 1982-12-06 1984-06-16 Mitsubishi Electric Corp 半導体メモリ装置

Also Published As

Publication number Publication date
US4807197A (en) 1989-02-21
JPS6166295A (ja) 1986-04-05
EP0174638A3 (en) 1989-09-13
DE3585760D1 (de) 1992-05-07
EP0174638B1 (en) 1992-04-01
EP0174638A2 (en) 1986-03-19

Similar Documents

Publication Publication Date Title
US4961167A (en) Substrate bias generator in a dynamic random access memory with auto/self refresh functions and a method of generating a substrate bias therein
JP2614514B2 (ja) ダイナミック・ランダム・アクセス・メモリ
US5065091A (en) Semiconductor integrated circuit device testing
JP3583482B2 (ja) 半導体集積回路装置
US4682306A (en) Self-refresh control circuit for dynamic semiconductor memory device
US5896324A (en) Overvoltage detection circuit for generating a digital signal for a semiconductor memory device in parallel test mode
US4649289A (en) Circuit for maintaining the potential of a node of a MOS dynamic circuit
US5367491A (en) Apparatus for automatically initiating a stress mode of a semiconductor memory device
KR940003409B1 (ko) 반도체 메모리 장치의 센스앰프 제어회로
JPH0817032B2 (ja) 半導体集積回路装置
US4542306A (en) Buffer circuits for use with semiconductor memory devices
JPH0743399B2 (ja) 半導体回路
US6628162B2 (en) Semiconductor integrated circuit
KR100221799B1 (ko) 모드설정회로와 모드설정장치
JPH048876B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
US4716303A (en) MOS IC pull-up circuit
JP2685469B2 (ja) 半導体装置
US6519175B2 (en) Ferroelectric memory device
JPH1092199A (ja) 内部電圧発生回路
EP0148364B1 (en) Timing signal generator
IE53368B1 (en) Mos dynamic memory device
JPH05314762A (ja) 半導体装置
JPH0656719B2 (ja) 半導体記憶装置
JP2544912B2 (ja) ダイナミツクランダムアクセスメモリの入力回路
JPS619893A (ja) Ｍｏｓ型メモリ装置