JPH0481323B2 - - Google Patents
Info
- Publication number
- JPH0481323B2 JPH0481323B2 JP58055957A JP5595783A JPH0481323B2 JP H0481323 B2 JPH0481323 B2 JP H0481323B2 JP 58055957 A JP58055957 A JP 58055957A JP 5595783 A JP5595783 A JP 5595783A JP H0481323 B2 JPH0481323 B2 JP H0481323B2
- Authority
- JP
- Japan
- Prior art keywords
- insulating film
- film
- forming
- contact hole
- spacer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Electrodes Of Semiconductors (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP5595783A JPS59181614A (ja) | 1983-03-31 | 1983-03-31 | 半導体装置の製造方法 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP5595783A JPS59181614A (ja) | 1983-03-31 | 1983-03-31 | 半導体装置の製造方法 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS59181614A JPS59181614A (ja) | 1984-10-16 |
| JPH0481323B2 true JPH0481323B2 (cs) | 1992-12-22 |
Family
ID=13013553
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP5595783A Granted JPS59181614A (ja) | 1983-03-31 | 1983-03-31 | 半導体装置の製造方法 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS59181614A (cs) |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH03151638A (ja) * | 1989-11-08 | 1991-06-27 | Nissan Motor Co Ltd | 半導体集積回路の製造方法 |
| KR0171733B1 (ko) * | 1995-08-28 | 1999-03-30 | 김주용 | 반도체 소자의 콘택홀 형성 방법 |
Family Cites Families (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4359816A (en) * | 1980-07-08 | 1982-11-23 | International Business Machines Corporation | Self-aligned metal process for field effect transistor integrated circuits |
| JPS5772321A (en) * | 1980-10-24 | 1982-05-06 | Toshiba Corp | Manufacture of seiconductor device |
| JPS57115861A (en) * | 1981-01-10 | 1982-07-19 | Mitsubishi Electric Corp | Semiconductor memory device |
-
1983
- 1983-03-31 JP JP5595783A patent/JPS59181614A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS59181614A (ja) | 1984-10-16 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP4046436B2 (ja) | 半導体装置のコンタクト形成方法 | |
| JPH09205145A (ja) | 集積回路及びその製造方法 | |
| JPH03138934A (ja) | 異なる深さを有する窓のエッチング法 | |
| US4855252A (en) | Process for making self-aligned contacts | |
| JP3532134B2 (ja) | 半導体装置の製造方法 | |
| US5922516A (en) | Bi-layer silylation process | |
| US5902133A (en) | Method of forming a narrow polysilicon gate with i-line lithography | |
| JPH05326385A (ja) | 半導体装置の製造方法 | |
| KR20070113604A (ko) | 반도체 소자의 미세패턴 형성방법 | |
| JPH0481323B2 (cs) | ||
| JP3172998B2 (ja) | 半導体装置及びその製造方法 | |
| KR100432885B1 (ko) | 층간절연막 패턴 형성 방법 | |
| JP2000260871A (ja) | 半導体装置の製造方法 | |
| KR100612554B1 (ko) | 반도체소자의 캐패시터 및 그의 제조방법 | |
| KR100257770B1 (ko) | 반도체 소자의 미세한 전도막 패턴 형성 방법 | |
| KR0168358B1 (ko) | 반도체 장치의 미세 접촉창 형성 방법 | |
| KR100506050B1 (ko) | 반도체소자의 콘택 형성방법 | |
| KR20030002942A (ko) | 반도체 소자의 금속 배선 형성 방법 | |
| KR100268803B1 (ko) | 반도체 소자의 도전층 제조방법 | |
| KR20050068363A (ko) | 하드 마스크를 이용한 미세 패턴 형성 방법 | |
| KR100434962B1 (ko) | 반도체 소자의 콘택 형성방법 | |
| KR0137566B1 (ko) | 반도체 소자의 콘택홀 형성방법 | |
| KR100399966B1 (ko) | 반도체 소자 제조방법 | |
| JP2001176963A (ja) | 半導体装置の製造方法 | |
| JPH06295888A (ja) | 半導体装置の製造方法 |