JPH0466386B2 - - Google Patents
Info
- Publication number
- JPH0466386B2 JPH0466386B2 JP61060218A JP6021886A JPH0466386B2 JP H0466386 B2 JPH0466386 B2 JP H0466386B2 JP 61060218 A JP61060218 A JP 61060218A JP 6021886 A JP6021886 A JP 6021886A JP H0466386 B2 JPH0466386 B2 JP H0466386B2
- Authority
- JP
- Japan
- Prior art keywords
- layer
- metallized layer
- electrodes
- metal
- electrical insulating
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49827—Via connections through the substrates, e.g. pins going through the substrate, coaxial cables
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
- H01L2924/15312—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a pin array, e.g. PGA
Landscapes
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Lead Frames For Integrated Circuits (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP61060218A JPS62216348A (ja) | 1986-03-18 | 1986-03-18 | 半導体素子用パツケ−ジ及びその製造法 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP61060218A JPS62216348A (ja) | 1986-03-18 | 1986-03-18 | 半導体素子用パツケ−ジ及びその製造法 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS62216348A JPS62216348A (ja) | 1987-09-22 |
| JPH0466386B2 true JPH0466386B2 (cs) | 1992-10-23 |
Family
ID=13135803
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP61060218A Granted JPS62216348A (ja) | 1986-03-18 | 1986-03-18 | 半導体素子用パツケ−ジ及びその製造法 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS62216348A (cs) |
-
1986
- 1986-03-18 JP JP61060218A patent/JPS62216348A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS62216348A (ja) | 1987-09-22 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS62216259A (ja) | 混成集積回路の製造方法および構造 | |
| JPS5832785B2 (ja) | 電子部品容器 | |
| US4034467A (en) | Process for producing a multi-chip wiring arrangement | |
| JPH0466386B2 (cs) | ||
| JPH05259372A (ja) | ハイブリッドic | |
| JP2000165004A (ja) | 多数個取り配線基板 | |
| JP2788656B2 (ja) | 集積回路用パッケージの製造方法 | |
| EP0100727B1 (en) | Semiconductor device comprising a ceramic base | |
| JPS6016749B2 (ja) | 集積回路用パツケ−ジ | |
| JPS63283051A (ja) | 混成集積回路装置用基板 | |
| JPS595977Y2 (ja) | 集積回路の塔載装置 | |
| JPH0558678B2 (cs) | ||
| JPS62281359A (ja) | セラミツク配線基板の製造法 | |
| JP3015504B2 (ja) | 半導体装置 | |
| JPS59201452A (ja) | 高密度テ−プボンデイング用デバイス封止 | |
| JPH022289B2 (cs) | ||
| JPH0240937A (ja) | 半導体パッケージ | |
| JPS6322615B2 (cs) | ||
| JPS60180151A (ja) | バンプ付基板及びその製作法 | |
| JPS58197863A (ja) | 半導体装置 | |
| JPH0365034B2 (cs) | ||
| JPH06151231A (ja) | 電気部品 | |
| JP2743524B2 (ja) | 混成集積回路装置 | |
| JP2000151037A (ja) | 多数個取り配線基板 | |
| JPS6316645A (ja) | 半導体素子収納用パツケ−ジの製造法 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| LAPS | Cancellation because of no payment of annual fees |