JPS595977Y2 - 集積回路の塔載装置 - Google Patents

集積回路の塔載装置

Info

Publication number
JPS595977Y2
JPS595977Y2 JP1975153484U JP15348475U JPS595977Y2 JP S595977 Y2 JPS595977 Y2 JP S595977Y2 JP 1975153484 U JP1975153484 U JP 1975153484U JP 15348475 U JP15348475 U JP 15348475U JP S595977 Y2 JPS595977 Y2 JP S595977Y2
Authority
JP
Japan
Prior art keywords
base plate
insulating substrate
metal base
integrated circuit
semiconductor chip
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP1975153484U
Other languages
English (en)
Other versions
JPS5267275U (ja
Inventor
俊次 横川
修 市川
Original Assignee
株式会社東芝
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 株式会社東芝 filed Critical 株式会社東芝
Priority to JP1975153484U priority Critical patent/JPS595977Y2/ja
Publication of JPS5267275U publication Critical patent/JPS5267275U/ja
Application granted granted Critical
Publication of JPS595977Y2 publication Critical patent/JPS595977Y2/ja
Expired legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/82—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected by forming build-up interconnects at chip-level, e.g. for high density interconnects [HDI]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
    • H01L2224/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
    • H01L2224/24—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
    • H01L2224/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
    • H01L2224/24—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
    • H01L2224/241—Disposition
    • H01L2224/24151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/24221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/24225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
    • H01L2224/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
    • H01L2224/24—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
    • H01L2224/241—Disposition
    • H01L2224/24151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/24221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/24225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/24227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the HDI interconnect not connecting to the same level of the item at which the semiconductor or solid-state body is mounted, e.g. the semiconductor or solid-state body being mounted in a cavity or on a protrusion of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32153—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being arranged next to each other, e.g. on a common substrate
    • H01L2224/32175—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being arranged next to each other, e.g. on a common substrate the item being metallic
    • H01L2224/32188—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being arranged next to each other, e.g. on a common substrate the item being metallic the layer connector connecting to a bonding area protruding from the surface of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73267—Layer and HDI connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/1515—Shape
    • H01L2924/15153—Shape the die mounting substrate comprising a recess for hosting the device
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/1517—Multilayer substrate

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Wire Bonding (AREA)

Description

【考案の詳細な説明】 本考案は半導体素子（集積回路）の搭載装置の改良に関
する。
従来半導体素子の搭載装置は第１図に示す如くセラミッ
ク基板２０１に設けられた導電体層３０１にビーム・リ
ード型あるいはフリツプ・チップ型の半導体素子をフェ
ースダウン設置しボンデイング接続しリード・フレーム
１０１で外部部品への接続をなしていた。
又、第２図および第３図の如く、半導体素子をセラミッ
ク基体２０２上の例えばＡｕからなる金属導電体３０２
に金一シリコンの接合を得て積載し、ワイヤ・ボンデイ
ングで搭載装置電極端子部３１２に接続し外部部品への
接続を行なっていた。
しかしこのようなセラミック基板を主体とした搭載装置
は半導体素子の大形化、あるいは複数個の積載に伴ない
消費電力の増大で温度上昇がいちじるしくなり、熱の影
響で場合によっては素子の゛劣化が起る。
そこで従来このような温度上昇を防ぐため塔載装置を直
接液冷したり空冷したりしていた。
本考案はこのような大型大電力集積回路の実装にあって
熱放散性にすぐれた搭載装置を提供するものである。
以下本考案の実施例を第４図および第５図を使って説明
すれば第５図Ａはあらかじめ穴４０４等を開いた必要な
形状に形戒したものを高温にて焼或して得たアルミナの
戒分からなるセラミック基板２０４である。
Ｂ図はセラミック基板２０４上にＡｕ−Ｐｔとガラスフ
リットを混合し、有機物のビヒクルに分散させた導電ペ
ーストを印刷法により所定のパターンを形威し２００〜
４００℃で有機バインダを燃焼気化し７００〜８００℃
でガラスフリットを溶解しＡｕ−Ｐｔの金属或分を基板
に固着させる。
Ｃ図は上記の如くして出来たもう一組の金属電極３１４
が形或されたセラミック基板２１４を誘電体ペーストを
介して基板２０４に高温により焼着させたものである。
Ｄ図は、こうして得られた２組の一体化されたセラミッ
ク基体を銅からなる金属台板８０４上にのせ微量の酸素
を含むアルゴン等のガス雰囲気の高温炉にてセラミック
基体２０４，２１４と銅台板８０４を１０６５℃の銅一
酸素（０．３９％）の共晶状態ではりつけたものである
。
次にＥ図はＫＯＶで出来たリード・フレーム１０４群を
８００〜８５０℃の水素ガス中で銀ろう９０４付（：に
より導体電極３１４，３０４群の所定部に接続したもの
である。
更にＥ図は、このあと電気Ａｕメッキを施こし、金−シ
リコン合金の半導体チップの接冶が可能な金属を銅合板
上の所定部、場合によっては銅台板上の全面と導体電極
、リード・フレーム』にそれぞれ形威したものである。
かかるのちＦ図の如く半導体チツプ１００４を釦表面が
露出したセラミック基体の穴４１４に金−シリコンの接
合により配置し、ワイヤ・ボンデインク゛１１０４で電
極３０４群に接続し、次いでハンダ付けにより保護用の
金属板６０４をかぶせ半導体チップ久実装したものであ
る。
次に本考案の変形例を説明すれば第６図ａはか放散性を
更に良くするため翼状の構造をもつ金属台板８１４がセ
ラミック基板２０４，２１４と一体化したものである。
ｂ図はリードフレーム１０４群を上側１方向に折り曲げ
斜線で描かれた例えばプリント基板に取りつけられ、空
冷によって装置の冷却を計り、又Ｃ図ではリード・フレ
ーム１０４群を下側方向に折り曲げプリント基板から大
気へと熱放散させ装置の冷却を計っている。
次に第７図の変形例は複数個の半導体チップで構戊され
たいわゆる混或集積回路の一例で、金属台板８０７とセ
ラミック基体２０７，２１７，２２７のはりっけのため
の位置合せが容易な事、半導体チップ１００７と電極３
２７， ３１７， ３０７のワイヤ・ボンデイング１１
０７が高さの差のないところで容易になる事を考慮して
、金属台板８０７に突設された半導体チップ積載部８１
７がセラミック基体に設けられた穴４０７に位置し接着
されたものである。
又、第８図の変形例は第７図の如きワイヤ・ボンテ゛イ
ング方式にかわり、熱加塑性樹脂例えばＦ・Ｅ−Ｐ（ポ
リフロロ・エチレン・プロピレン）の絶縁層２３７を、
半導体チップ積載後加熱押圧し形威し、プラズマ・エッ
チングにより設けられた開孔７０８を介して蒸着、メッ
キ、エッチングの技術いわゆるＳ−Ｔ−Ｄ方式（Ｓｅｍ
ｉ ｃｏｕｄｕｃｔｏｒ ｏｎ Ｔｈｅｒｍｏｐｌ
ａｓｔｉｃ ｏｎ Ｄｉｅｌｅｃｔｎｉｃ）によりクロ
ムー銅一金の３層構造からなる電極配線３３７が形威さ
れた。
金属台板８０７に突設された半導体チップ搭載部８１７
の高さ設定で絶縁層上の電極３２７と半導体チップ１０
１７上の電極１０４７の高さがほぼ同しくなれば電極配
線等の加工工程が容易になりその信頼性も向上する。
以上の説明から明らかな如く本考案によれば、半導体チ
ップの大形化あるいは複数個積載するに伴なう消費電力
の増大で発生する温度上昇をいちじるしく減少させる効
果をもつものである。
【図面の簡単な説明】
第１図は従来のセラミック基板で出来た集積回路搭載装
置の斜視図、第２図は従来の集積回路搭載装置の分解斜
視図一部切断図、第３図は第２図の組立後の斜視図、第
４図は本考案の提案する集積回路搭載装置の分解斜視図
、第５図Ａ−Ｅは本考案の搭載装置の製造工程を示す断
面図、Ｆ図は集積回路を搭載した後の装置の断面図、第
６図ａは本考案の変形例又ｂ，Ｃはその効果を説明する
ためのそれぞれ断面図一部投影図、第７図は本考案の変
形例を示す断面図、第８図も本考案の変形例を示す拡大
した断面図である。 図において、１０１・・・・・・リードフレーム、２０
１・・・・・・セラミック基板、３０１・・・・・・金
属配線、４０１・・・・・・開孔、５０１・・・・・・
リング、６０１・・・・・・キャップ、７０１・・・・
・・接続開孔、８０１・・・・・・金属板、９０１・・
・・・・溶接部、１００１・・・・・・半導体チップ、
１１０１・・・・・・接続ワイヤ。

Claims (1)

    【実用新案登録請求の範囲】
  1. 金属台板と、該金属台板上に密着して設けられた１個以
    上の貫通孔を有する絶縁基板と、該絶縁基板に予め設け
    られ、前記金属台板と絶縁分離された複数の配線層と、
    前記絶縁基板の貫通孔と前記金属台板とで構或される凹
    部に載置され、前記絶縁基板に設けられる一つの配線層
    の高さと略同一高さになるように設けられた半導体チッ
    プと、該半導体チップの上面と前記配線層とを電気的に
    接続するための手段と、前記絶縁基板上面で前記配線層
    と取着されるリードフレームとを備えてなる集積回路の
    搭載装置。
JP1975153484U 1975-11-13 1975-11-13 集積回路の塔載装置 Expired JPS595977Y2 (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1975153484U JPS595977Y2 (ja) 1975-11-13 1975-11-13 集積回路の塔載装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1975153484U JPS595977Y2 (ja) 1975-11-13 1975-11-13 集積回路の塔載装置

Publications (2)

Publication Number Publication Date
JPS5267275U JPS5267275U (ja) 1977-05-18
JPS595977Y2 true JPS595977Y2 (ja) 1984-02-23

Family

ID=28632750

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1975153484U Expired JPS595977Y2 (ja) 1975-11-13 1975-11-13 集積回路の塔載装置

Country Status (1)

Country Link
JP (1) JPS595977Y2 (ja)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0738424B2 (ja) * 1986-08-07 1995-04-26 昭和電工株式会社 混成集積回路基板及びその製造方法
JPH0738423B2 (ja) * 1986-08-07 1995-04-26 昭和電工株式会社 混成集積回路基板及びその製造方法

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS4824356B1 (ja) * 1969-06-18 1973-07-20
JPS4855669A (ja) * 1971-11-10 1973-08-04
JPS4996264A (ja) * 1973-01-22 1974-09-12

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS4824356U (ja) * 1971-07-26 1973-03-22

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS4824356B1 (ja) * 1969-06-18 1973-07-20
JPS4855669A (ja) * 1971-11-10 1973-08-04
JPS4996264A (ja) * 1973-01-22 1974-09-12

Also Published As

Publication number Publication date
JPS5267275U (ja) 1977-05-18

Similar Documents

Publication Publication Date Title
JP2755252B2 (ja) 半導体装置用パッケージ及び半導体装置
US5504372A (en) Adhesively sealed metal electronic package incorporating a multi-chip module
US8916958B2 (en) Semiconductor package with multiple chips and substrate in metal cap
US4472762A (en) Electronic circuit interconnection system
JP3266505B2 (ja) 多層回路基板
JPH06302653A (ja) 半導体装置
JPS595977Y2 (ja) 集積回路の塔載装置
JPS59126665A (ja) 厚膜混成集積回路
JPH09326450A (ja) 半導体装置およびその製造方法
JPS622587A (ja) ハイパワ−用混成集積回路
JP3394479B2 (ja) 半導体装置
US6291893B1 (en) Power semiconductor device for “flip-chip” connections
JP3279849B2 (ja) 半導体装置
JPH0773110B2 (ja) 半導体集積回路装置
JP2652222B2 (ja) 電子部品搭載用基板
JP3030605B2 (ja) 半導体装置
JP3258564B2 (ja) 半導体装置およびその製造方法
JPH07297236A (ja) 半導体素子実装用フィルムと半導体素子実装構造
JPH08107127A (ja) 半導体装置
JP2000058995A (ja) セラミック回路基板及び半導体モジュール
JP2000195888A (ja) 半導体装置
JP2771567B2 (ja) 混成集積回路
JP2946361B2 (ja) 電子部品搭載用基板
JP3314139B2 (ja) 半導体装置
JP3147165B2 (ja) 回路装置、その製造方法