JPS58197863A - 半導体装置 - Google Patents

半導体装置

Info

Publication number
JPS58197863A
JPS58197863A JP57080936A JP8093682A JPS58197863A JP S58197863 A JPS58197863 A JP S58197863A JP 57080936 A JP57080936 A JP 57080936A JP 8093682 A JP8093682 A JP 8093682A JP S58197863 A JPS58197863 A JP S58197863A
Authority
JP
Japan
Prior art keywords
ceramic substrate
semiconductor element
metallic
island
semiconductor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP57080936A
Other languages
English (en)
Other versions
JPS639749B2 (ja
Inventor
Takashi Miyamoto
隆 宮本
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp, Nippon Electric Co Ltd filed Critical NEC Corp
Priority to JP57080936A priority Critical patent/JPS58197863A/ja
Publication of JPS58197863A publication Critical patent/JPS58197863A/ja
Publication of JPS639749B2 publication Critical patent/JPS639749B2/ja
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49822Multilayer substrates
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/45099Material
    • H01L2224/451Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45117Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
    • H01L2224/45124Aluminium (Al) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/45099Material
    • H01L2224/451Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45144Gold (Au) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491Disposition
    • H01L2224/49105Connecting at different heights
    • H01L2224/49109Connecting at different heights outside the semiconductor or solid-state body
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491Disposition
    • H01L2224/4912Layout
    • H01L2224/49175Parallel arrangements
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01013Aluminum [Al]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01028Nickel [Ni]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01042Molybdenum [Mo]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01074Tungsten [W]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01078Platinum [Pt]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01079Gold [Au]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/1515Shape
    • H01L2924/15153Shape the die mounting substrate comprising a recess for hosting the device
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/1517Multilayer substrate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/156Material
    • H01L2924/15786Material with a principal constituent of the material being a non metallic, non metalloid inorganic material
    • H01L2924/15787Ceramics, e.g. crystalline carbides, nitrides or oxides
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/161Cap
    • H01L2924/1615Shape
    • H01L2924/16195Flat cap [not enclosing an internal cavity]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/191Disposition
    • H01L2924/19101Disposition of discrete passive components
    • H01L2924/19107Disposition of discrete passive components off-chip wires

Landscapes

  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Lead Frames For Integrated Circuits (AREA)
  • Die Bonding (AREA)

Abstract

(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。

Description

【発明の詳細な説明】 本発明は半導体装置にかかり、とくにセラミ。
り基板に搭載され、金属シールにより気密封止される半
導体装置に関するものである。
本発明は、第1図(atに示すように、セラミック基板
1にキャビティと称する凹部2を設け、その底に半導体
素子3を固着し、半導体素子のt極とボンティングパッ
ド4とを全綱細#5で接続した後、セラミック基板上に
半導体素子を取り囲むようにロウ付けされた金属リング
6に金属キャップ7をかぶせ、その周囲を浴融して封止
するいわゆるシームウェルド法による半導体装置や、第
1図(blのように、金属リングを設けずに、タングス
テンWやモリブテン庵メタライズした後にニッケルNi
及び金Auをめっきして塊状の金属層(図示せず)を設
け、この上に例えば金ん1とfi&1I8nの合金数を
挾んでセラミックキャップや金MI12にシールする共
晶合金シール法など、半導体素子の周囲に気密封止する
九めの塊状の金属層を設けた牛導体装撫を含むものであ
る。
以上のような環状金属部封止型の半導体装置に用いられ
るセラミック基蛸シその外部リードピン8の数が同じで
外形形状が同一であっても、それに搭載する半導体素子
3の回路機能によって。
内部の配線パタンを変える必要があった。即ち。
環状金属層の電位を半導体素子3と同じ接地の電位にし
たい場合、第2図のように、キャビティ2の底面から延
在した金属配線をスルーホール9を介してキャップ7と
接続するなどの工夫が必要となり、スルーホールのある
ものとないものの2種類を用意しなければならなかつ九
このことは、セラミ、り基板の種類が増加することにな
り、ひいては半導体装置のコスト・アップを招くことに
なる。
本発明は、上記の欠点を解消するため罠なされたもので
あり、金属リングの内側のセラミック基板表面に金属リ
ングから延びた金属ターミナルを設け、更に半導体素子
の裏面または電極と導通し友金属配線の延長部が前記金
属ターミナルに接近して設けられたことを特徴とする屯
のであシ、その目的とするところは同一セラミ、り基板
を用いて種々の半導体素子が搭載できるよう汎用性を持
たせることにより、半導体装置のコスト・ダウンを計る
ことKある。
以下に1本発明の詳細な説明する。
半導体素子裏明と金属リングとを同一電位に維持する場
合の実施例を第3図に示す。第3図は。
金属リング6の内部を一部分切)出して描いた断面斜視
図である。セラミック基板1に設けたキャビティ2の底
部にはアイランドと称する金属層1゜を設け、これに半
導体素子3を固着する。アイランドは通常セラミ、り基
板の焼成前にタングステンWやモリブデンMo の粒子
を分散させたインクをスクリーン印刷し、焼成した後、
ニッケル歯更に金Auをめっさして形成される。半導体
素子3のアイランド10上への固着は金Auとシリコン
siの共晶合金やハンダで行なわれる。次に半導体素子
3の電極11とポンディングパッド4とを金Auやアル
ミニウムMを主成分とする金属細線5で接続する。ポン
ディングパッドはそれぞれ外部リード   !ピンに電
気的に導通している。アイランド1oが   □らは1
図中に破線で示したように延長部12があり、これはス
ルーホール13を通してセラミック基板表面のパッド1
4Kk続されている。=万、金属リング6からは金属タ
ーミナル15がパッド14に接近して延びている。以上
の構造を有することにより、金属リングがアイランドと
同電位を維持する必要9ある時は、金属細線16でパッ
ド14と金織ターミナル15とを接続すればよいし。
不要な場合はこの接続をしなければよく、同一のセラミ
、り基板が使用できる。
また、同様の構造で、第4図に示したように%特定のボ
ンレイングパッド4と金属リングとを同電位に保ちたい
時も、そのボンディングパッドの延長部からスルーホー
ル13を介して設けたパ。
ド14と、金属リングから延びた金属ターミナルとを接
近させておけば、合繊細線16を接続することにより行
なえる。
パッド14とアイランドまたは内部配線との接続全必ら
ずしもスルーホールを介する必要はない。
例えば、第5図のように1階段状の凹部の壁面を金蝿配
線を這わせ(側面メタライズ)、パッド14に接続して
もよい。本例の場合、アイランド1゜と内部配線とパッ
ドと半導体素子の電極とを全て接続した例で示した。
また、第6図のようにアイランド10から延在した内部
配線12が、スルーホール17を介して接続し更に上段
でパッド14に怪紗する一万、金編リング6の直下から
スルーホール18を介し、て金緘ターミナル15を形成
し1両者を金属線#16で+に続するとともできる。
以上は1代表的な半導体装置k寸あるDI)’(Dua
ll醜1ine )’ackage)型について龜明し
たが1本発明はその外杉形状には制約をれない。例えば
、PIF()’lug in Package)型やチ
ップキャリア型シングルインライン型等の半導体装置に
も適用できる。
また組立方式は、ワイヤ・ボンデインク法に限られるこ
とはな(、’I”ABf:、など他の組立法による牛尋
体装診にも適用できる。
1ち使用される材料も以上に挙げたものに限らず他の材
料も使用できることは営うまでもない。
以上、詳細に説明し友ように本発明だよれば。
半導体素子を搭載するセラミ、り基板の内用性が高くな
り、1種類のセラミック基板で多種類の半導体素子の搭
載が可能となり、ひいては半導体装置のコストダウンを
可能とすることができる。
【図面の簡単な説明】
第1図(at 、 (b)は金属封止型セラミック半導
体装置を説明する断面図、第2図は従来の半導体装置の
断面図、第3図乃至第6図は本発明の実施例を示す断面
斜視図である。 図中で% 1・・・・・・セラミック基板、2・・・・
・・キャビティ、3・・・・・・半導体素子%4・・川
・ポンディングパッド、5・・・・・・金属細線、6・
・・・・・金属リング、7・・・・・・キャップ、8・
・・・・・外部リードビン、9・・・・・・スルーホー
ル、10・・・・・アイランド、11・・・・・・電極
。 12・・・・・・内部配線の延長部、13・・・・・・
スルーホール、14・・・・・・パッド、15・・印・
金属ターミナル。 16・・・・・・金属細線である。 <a> 第l 図         1 #−2図 6 范6図 −−− // “ヱ −v−3目

Claims (1)

    【特許請求の範囲】
  1. 半導体素子と、該半導体素子を搭載したセラミック基板
    と、このセラミ、り基板に密着し前記半導体素子を取り
    囲むように形成した環状金属層と、その環状金属層に固
    着されたキャップとを備えた半導体装置において、前記
    環状金属層に取り囲まれた領域内に、前記セラミ、り基
    板の表面に密着しその環状金属層と電気的に導通し友金
    属ターミナルの近くに、前記半導体素子の裏面または前
    記半導体素子の表面の電極と電気的に導通した導電鳩が
    設けられたことを特徴とする半導体装置。
JP57080936A 1982-05-14 1982-05-14 半導体装置 Granted JPS58197863A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP57080936A JPS58197863A (ja) 1982-05-14 1982-05-14 半導体装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57080936A JPS58197863A (ja) 1982-05-14 1982-05-14 半導体装置

Publications (2)

Publication Number Publication Date
JPS58197863A true JPS58197863A (ja) 1983-11-17
JPS639749B2 JPS639749B2 (ja) 1988-03-01

Family

ID=13732342

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57080936A Granted JPS58197863A (ja) 1982-05-14 1982-05-14 半導体装置

Country Status (1)

Country Link
JP (1) JPS58197863A (ja)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63500692A (ja) * 1985-08-27 1988-03-10 ヒユ−ズ・エアクラフト・カンパニ− 超小形電子パッケ−ジ
US5027191A (en) * 1989-05-11 1991-06-25 Westinghouse Electric Corp. Cavity-down chip carrier with pad grid array

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63500692A (ja) * 1985-08-27 1988-03-10 ヒユ−ズ・エアクラフト・カンパニ− 超小形電子パッケ−ジ
JPH0324067B2 (ja) * 1985-08-27 1991-04-02 Hughes Aircraft Co
US5027191A (en) * 1989-05-11 1991-06-25 Westinghouse Electric Corp. Cavity-down chip carrier with pad grid array

Also Published As

Publication number Publication date
JPS639749B2 (ja) 1988-03-01

Similar Documents

Publication Publication Date Title
JP2817717B2 (ja) 半導体装置およびその製造方法
JPS5832785B2 (ja) 電子部品容器
US3303265A (en) Miniature semiconductor enclosure
KR100192631B1 (ko) 반도체장치
JPS58197863A (ja) 半導体装置
JPS6322615B2 (ja)
JPS6016749B2 (ja) 集積回路用パツケ−ジ
JPS5910240A (ja) 半導体装置
JPH0258257A (ja) リード付き半導体パッケージ
JPH0223031B2 (ja)
JP3280835B2 (ja) マルチチップモジュールの製造方法
JP3441199B2 (ja) 半導体素子収納用パッケージ
JP2546400B2 (ja) 半導体用セラミックパッケージ
JPH0466386B2 (ja)
JPS58197861A (ja) セラミック基板
JPH04216653A (ja) 半導体集積回路用パッケージおよびその実装方法
JP2527530B2 (ja) 半導体装置
JPH08125049A (ja) 半導体素子収納用パッケージ
KR20040069172A (ko) 플립칩 패키지 형성 방법
JPH0685165A (ja) 半導体装置及び半導体装置の製造方法
JPS6276744A (ja) 集積回路用容器
JPS63261860A (ja) 気密封止型半導体装置
JPH08148591A (ja) 半導体素子収納用パッケージ
JPH07321151A (ja) 配線基板およびそれを用いた半導体集積回路装置
JPH05315524A (ja) 封止型電子部品