JPH0464465B2 - - Google Patents

Info

Publication number
JPH0464465B2
JPH0464465B2 JP60174644A JP17464485A JPH0464465B2 JP H0464465 B2 JPH0464465 B2 JP H0464465B2 JP 60174644 A JP60174644 A JP 60174644A JP 17464485 A JP17464485 A JP 17464485A JP H0464465 B2 JPH0464465 B2 JP H0464465B2
Authority
JP
Japan
Prior art keywords
pad
probe
pellet
small
view
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP60174644A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6233446A (ja
Inventor
Hideo Ishikawa
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Electric Co Ltd filed Critical Nippon Electric Co Ltd
Priority to JP60174644A priority Critical patent/JPS6233446A/ja
Publication of JPS6233446A publication Critical patent/JPS6233446A/ja
Publication of JPH0464465B2 publication Critical patent/JPH0464465B2/ja
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02Bonding areas ; Manufacturing methods related thereto
    • H01L24/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/06Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/023Redistribution layers [RDL] for bonding areas
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/0555Shape
    • H01L2224/05552Shape in top view
    • H01L2224/05554Shape in top view being square
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/06Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
    • H01L2224/0601Structure
    • H01L2224/0603Bonding areas having different sizes, e.g. different heights or widths
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01013Aluminum [Al]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/14Integrated circuits

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Wire Bonding (AREA)
JP60174644A 1985-08-07 1985-08-07 集積回路装置 Granted JPS6233446A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP60174644A JPS6233446A (ja) 1985-08-07 1985-08-07 集積回路装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP60174644A JPS6233446A (ja) 1985-08-07 1985-08-07 集積回路装置

Publications (2)

Publication Number Publication Date
JPS6233446A JPS6233446A (ja) 1987-02-13
JPH0464465B2 true JPH0464465B2 (enExample) 1992-10-15

Family

ID=15982196

Family Applications (1)

Application Number Title Priority Date Filing Date
JP60174644A Granted JPS6233446A (ja) 1985-08-07 1985-08-07 集積回路装置

Country Status (1)

Country Link
JP (1) JPS6233446A (enExample)

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS58166730A (ja) * 1982-03-26 1983-10-01 Mitsubishi Electric Corp 半導体装置のボンデイング用電極

Also Published As

Publication number Publication date
JPS6233446A (ja) 1987-02-13

Similar Documents

Publication Publication Date Title
US6225702B1 (en) Ball grid array to prevent shorting between a power supply and ground terminal
CN100378979C (zh) 半导体器件
JPH0464465B2 (enExample)
JP3990679B2 (ja) 半導体実装用回路基板を備えた半導体装置
JPH0517706B2 (enExample)
JPS62261139A (ja) 半導体装置
JP2692620B2 (ja) マルチチップモジュールの実装構造
JP3555828B2 (ja) 半導体実装用回路基板を備えた半導体装置
JPS622458B2 (enExample)
JP2001118994A (ja) 半導体装置
JPH0653219A (ja) 半導体装置
JPH05343487A (ja) 半導体集積回路装置
JPH0439950A (ja) 半導体装置
JP2955736B2 (ja) 半導体装置用多層セラミックパッケージ
JPH065674A (ja) 半導体集積回路装置
JP2842430B2 (ja) Tabテープ
JPH01319956A (ja) 半導体集積回路
JPH0749798Y2 (ja) Mos集積回路
JPH03185730A (ja) 半導体装置
JPS6345833A (ja) 半導体装置
JPH0314250A (ja) 半導体装置
JPH1154562A (ja) 半導体パッケージ
JPH05326612A (ja) 半導体集積回路装置
JPH05190622A (ja) 半導体装置
JPH0682852U (ja) 並列測定用テープキャリア