JPH0454509Y2 - - Google Patents
Info
- Publication number
- JPH0454509Y2 JPH0454509Y2 JP3003186U JP3003186U JPH0454509Y2 JP H0454509 Y2 JPH0454509 Y2 JP H0454509Y2 JP 3003186 U JP3003186 U JP 3003186U JP 3003186 U JP3003186 U JP 3003186U JP H0454509 Y2 JPH0454509 Y2 JP H0454509Y2
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- switch
- signal
- node
- terminal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 239000004065 semiconductor Substances 0.000 claims description 4
- 238000010586 diagram Methods 0.000 description 12
- 230000008859 change Effects 0.000 description 7
- 230000003111 delayed effect Effects 0.000 description 3
- 238000012217 deletion Methods 0.000 description 2
- 230000037430 deletion Effects 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 238000004519 manufacturing process Methods 0.000 description 2
- 230000009467 reduction Effects 0.000 description 2
- 230000000052 comparative effect Effects 0.000 description 1
- 230000006835 compression Effects 0.000 description 1
- 238000007906 compression Methods 0.000 description 1
- 238000000034 method Methods 0.000 description 1
- 230000008569 process Effects 0.000 description 1
- 230000002123 temporal effect Effects 0.000 description 1
- 230000009466 transformation Effects 0.000 description 1
Landscapes
- Electronic Switches (AREA)
- Logic Circuits (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP3003186U JPH0454509Y2 (no) | 1986-03-04 | 1986-03-04 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP3003186U JPH0454509Y2 (no) | 1986-03-04 | 1986-03-04 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS62143335U JPS62143335U (no) | 1987-09-10 |
| JPH0454509Y2 true JPH0454509Y2 (no) | 1992-12-21 |
Family
ID=30834468
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP3003186U Expired JPH0454509Y2 (no) | 1986-03-04 | 1986-03-04 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH0454509Y2 (no) |
-
1986
- 1986-03-04 JP JP3003186U patent/JPH0454509Y2/ja not_active Expired
Also Published As
| Publication number | Publication date |
|---|---|
| JPS62143335U (no) | 1987-09-10 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US5841300A (en) | Semiconductor integrated circuit apparatus | |
| US4601007A (en) | Full adder | |
| EP0797210B1 (en) | Output buffer circuit | |
| JPS62226499A (ja) | 遅延回路 | |
| JP2001244804A (ja) | レベルコンバータ回路 | |
| JPH0454509Y2 (no) | ||
| JPH01166618A (ja) | 論理回路 | |
| JPH0876976A (ja) | Ｘｏｒ回路と反転セレクタ回路及びこれらを用いた加算回路 | |
| JPH07273618A (ja) | クロックドライバ回路 | |
| JP3120492B2 (ja) | 半導体集積回路 | |
| JP3699920B2 (ja) | 遅延回路および同期型遅延装置 | |
| JP2001044822A (ja) | Ｃｍｏｓインバータ回路 | |
| JPS62217632A (ja) | 半導体集積回路 | |
| JPH04105412A (ja) | フリップフロップ | |
| JP3128661B2 (ja) | 高分解能タイミング調整回路 | |
| KR0146237B1 (ko) | 전 가산기 | |
| KR100464952B1 (ko) | 논리회로를이용한4-2컴프레서 | |
| KR0117495Y1 (ko) | 배타적 논리합(xor)회로 | |
| JPH03207118A (ja) | 半導体集積回路 | |
| JPH04227534A (ja) | アレイ乗算器 | |
| JP3265281B2 (ja) | 入出力位相調整機能を具備するｌｓｉ回路 | |
| JP2595272B2 (ja) | ダイナミック型セット・リセットフリップフロップ | |
| JPS5845690A (ja) | アドレスバツフア回路 | |
| JPH05315922A (ja) | Ｃｍｏｓ型半導体集積回路 | |
| JPH0588569B2 (no) |