JPH0454393B2 - - Google Patents
Info
- Publication number
- JPH0454393B2 JPH0454393B2 JP58171419A JP17141983A JPH0454393B2 JP H0454393 B2 JPH0454393 B2 JP H0454393B2 JP 58171419 A JP58171419 A JP 58171419A JP 17141983 A JP17141983 A JP 17141983A JP H0454393 B2 JPH0454393 B2 JP H0454393B2
- Authority
- JP
- Japan
- Prior art keywords
- layer
- silicon
- semiconductor
- tungsten
- silicon dioxide
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D64/00—Electrodes of devices having potential barriers
- H10D64/01—Manufacture or treatment
- H10D64/011—Manufacture or treatment of electrodes ohmically coupled to a semiconductor
- H10D64/0111—Manufacture or treatment of electrodes ohmically coupled to a semiconductor to Group IV semiconductors
- H10D64/0113—Manufacture or treatment of electrodes ohmically coupled to a semiconductor to Group IV semiconductors the conductive layers comprising highly doped semiconductor materials, e.g. polysilicon layers or amorphous silicon layers
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W20/00—Interconnections in chips, wafers or substrates
- H10W20/40—Interconnections external to wafers or substrates, e.g. back-end-of-line [BEOL] metallisations or vias connecting to gate electrodes
Landscapes
- Electrodes Of Semiconductors (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Insulated Gate Type Field-Effect Transistor (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US41967782A | 1982-09-20 | 1982-09-20 | |
| US419677 | 1982-09-20 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS5974668A JPS5974668A (ja) | 1984-04-27 |
| JPH0454393B2 true JPH0454393B2 (enExample) | 1992-08-31 |
Family
ID=23663275
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP58171419A Granted JPS5974668A (ja) | 1982-09-20 | 1983-09-19 | 集積回路接点構造体 |
Country Status (3)
| Country | Link |
|---|---|
| EP (1) | EP0104079B1 (enExample) |
| JP (1) | JPS5974668A (enExample) |
| DE (1) | DE3380469D1 (enExample) |
Families Citing this family (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2741757B2 (ja) * | 1986-04-30 | 1998-04-22 | 株式会社日立製作所 | 半導体装置及びその製造方法 |
| JPS6316671A (ja) * | 1986-07-08 | 1988-01-23 | Nec Corp | シリサイドゲ−ト半導体装置の製造方法 |
| FR2624304B1 (fr) * | 1987-12-04 | 1990-05-04 | Philips Nv | Procede pour etablir une structure d'interconnexion electrique sur un dispositif semiconducteur au silicium |
| JP2818060B2 (ja) * | 1991-11-01 | 1998-10-30 | シャープ株式会社 | 半導体装置の製造方法 |
| JP2690468B2 (ja) * | 1995-03-24 | 1997-12-10 | 株式会社日立製作所 | 半導体装置 |
| ES2358740T3 (es) * | 2003-05-28 | 2011-05-13 | Otsuka Pharmaceutical Co., Ltd. | Solución acuosa de olanexidina, procedimiento para su preparación y desinfectante. |
| JP4750586B2 (ja) * | 2006-02-28 | 2011-08-17 | 住友電工デバイス・イノベーション株式会社 | 半導体装置および電子装置並びにその製造方法 |
Family Cites Families (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US3833842A (en) * | 1970-03-09 | 1974-09-03 | Texas Instruments Inc | Modified tungsten metallization for semiconductor devices |
| JPS50120581A (enExample) * | 1974-03-07 | 1975-09-20 | ||
| JPS5950104B2 (ja) * | 1975-11-13 | 1984-12-06 | 日本電気株式会社 | ハンドウタイソウチ |
| US4300149A (en) * | 1979-09-04 | 1981-11-10 | International Business Machines Corporation | Gold-tantalum-titanium/tungsten alloy contact for semiconductor devices and having a gold/tantalum intermetallic barrier region intermediate the gold and alloy elements |
| JPS56134757A (en) * | 1980-03-26 | 1981-10-21 | Nec Corp | Complementary type mos semiconductor device and its manufacture |
-
1983
- 1983-09-19 JP JP58171419A patent/JPS5974668A/ja active Granted
- 1983-09-20 DE DE8383305513T patent/DE3380469D1/de not_active Expired
- 1983-09-20 EP EP83305513A patent/EP0104079B1/en not_active Expired
Also Published As
| Publication number | Publication date |
|---|---|
| EP0104079B1 (en) | 1989-08-23 |
| EP0104079A3 (en) | 1986-08-20 |
| JPS5974668A (ja) | 1984-04-27 |
| DE3380469D1 (en) | 1989-09-28 |
| EP0104079A2 (en) | 1984-03-28 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4433468A (en) | Method for making semiconductor device having improved thermal stress characteristics | |
| EP0067206B1 (en) | Method for fabricating complementary semiconductor devices | |
| JPH0343778B2 (enExample) | ||
| JPH088224B2 (ja) | 集積回路のコンタクト及び内部接続線の形成方法 | |
| KR20030044800A (ko) | 저저항 게이트 전극을 구비하는 반도체 장치 | |
| US5055420A (en) | Process for fabricating semiconductor integrated circuit devices | |
| JPH06302542A (ja) | 半導体装置の低抵抗接触構造およびその形成方法 | |
| KR0139772B1 (ko) | 반도체 집적회로 장치 및 그 제조방법 | |
| KR100243906B1 (ko) | 반도체장치의 제조방법 | |
| US4888297A (en) | Process for making a contact structure including polysilicon and metal alloys | |
| US4517731A (en) | Double polysilicon process for fabricating CMOS integrated circuits | |
| JPH0454393B2 (enExample) | ||
| JPS6362108B2 (enExample) | ||
| JPH06333944A (ja) | 半導体装置 | |
| JPH0550129B2 (enExample) | ||
| JP3167362B2 (ja) | バイポーラ型mos半導体装置の製造方法 | |
| JP3182833B2 (ja) | 薄膜トランジスタおよびその製造方法 | |
| JPS6138858B2 (enExample) | ||
| JPS61267365A (ja) | 半導体装置 | |
| JPS59208772A (ja) | 半導体装置の製造方法 | |
| KR100336042B1 (ko) | 반도체 장치의 실리콘-실리콘 계면에 오믹 콘택 형성방법 | |
| JP3955415B2 (ja) | 半導体装置の製造方法 | |
| JPH10242077A (ja) | 半導体装置及びその製造方法 | |
| JP3380069B2 (ja) | Mos半導体装置の製造方法 | |
| JPH06163576A (ja) | 半導体装置の製造方法 |