JPH0452997Y2 - - Google Patents
Info
- Publication number
- JPH0452997Y2 JPH0452997Y2 JP1987138838U JP13883887U JPH0452997Y2 JP H0452997 Y2 JPH0452997 Y2 JP H0452997Y2 JP 1987138838 U JP1987138838 U JP 1987138838U JP 13883887 U JP13883887 U JP 13883887U JP H0452997 Y2 JPH0452997 Y2 JP H0452997Y2
- Authority
- JP
- Japan
- Prior art keywords
- printed circuit
- circuit board
- protrusion
- sealing frame
- hole
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
Landscapes
- Lead Frames For Integrated Circuits (AREA)
- Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
- Die Bonding (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP1987138838U JPH0452997Y2 (cs) | 1987-09-12 | 1987-09-12 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP1987138838U JPH0452997Y2 (cs) | 1987-09-12 | 1987-09-12 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS6444637U JPS6444637U (cs) | 1989-03-16 |
| JPH0452997Y2 true JPH0452997Y2 (cs) | 1992-12-14 |
Family
ID=31401547
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP1987138838U Expired JPH0452997Y2 (cs) | 1987-09-12 | 1987-09-12 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH0452997Y2 (cs) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2007294993A (ja) * | 1994-03-11 | 2007-11-08 | Quantum Leap Packaging Inc | 組立て型半導体チップキャリア |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS6236541U (cs) * | 1985-08-20 | 1987-03-04 |
-
1987
- 1987-09-12 JP JP1987138838U patent/JPH0452997Y2/ja not_active Expired
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2007294993A (ja) * | 1994-03-11 | 2007-11-08 | Quantum Leap Packaging Inc | 組立て型半導体チップキャリア |
Also Published As
| Publication number | Publication date |
|---|---|
| JPS6444637U (cs) | 1989-03-16 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US6320270B1 (en) | Semiconductor device and method of producing the same | |
| US5091341A (en) | Method of sealing semiconductor device with resin by pressing a lead frame to a heat sink using an upper mold pressure member | |
| US6258630B1 (en) | Resin-sealed semiconductor device having island for mounting semiconductor element coupled to heat spreader | |
| KR19990068199A (ko) | 프레임 형상의 몰드부를 갖는 반도체 장치용 패키지 및 그 제조 방법 | |
| JP3542297B2 (ja) | 半導体装置用パッケージおよびその製造方法 | |
| JPH0452997Y2 (cs) | ||
| JP2829567B2 (ja) | チップマウント型led | |
| JPH0715918B2 (ja) | 半導体チップ実装用リード構造体 | |
| JP3281859B2 (ja) | 混成集積回路装置の製造方法 | |
| JPH11186481A (ja) | リードフレーム | |
| JPH0936155A (ja) | 半導体装置の製造方法 | |
| JPS611042A (ja) | 半導体装置 | |
| JPH03280453A (ja) | 半導体装置及びその製造方法 | |
| US5256903A (en) | Plastic encapsulated semiconductor device | |
| US6310389B1 (en) | Semiconductor package | |
| JPH0888292A (ja) | 片面樹脂封止型半導体パッケージ並びに片面樹脂封止型半導体装置及びその製造方法 | |
| JPH06342816A (ja) | 半導体装置及びその製造方法並びにそれらに用いるリードフレーム | |
| JP3281864B2 (ja) | 混成集積回路装置の製造方法 | |
| JP3213578B2 (ja) | 混成集積回路装置の製造方法 | |
| KR0128257Y1 (ko) | 고체촬상소자 패키지 | |
| JPH0142344Y2 (cs) | ||
| JPH07135271A (ja) | 半導体装置用基板と半導体装置 | |
| JPH02202042A (ja) | 樹脂封止型半導体装置 | |
| JPH0241866Y2 (cs) | ||
| JP3213579B2 (ja) | 混成集積回路装置の製造方法 |