JPH0452997Y2 - - Google Patents

Info

Publication number
JPH0452997Y2
JPH0452997Y2 JP1987138838U JP13883887U JPH0452997Y2 JP H0452997 Y2 JPH0452997 Y2 JP H0452997Y2 JP 1987138838 U JP1987138838 U JP 1987138838U JP 13883887 U JP13883887 U JP 13883887U JP H0452997 Y2 JPH0452997 Y2 JP H0452997Y2
Authority
JP
Japan
Prior art keywords
printed circuit
circuit board
protrusion
sealing frame
hole
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP1987138838U
Other languages
Japanese (ja)
Other versions
JPS6444637U (en
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP1987138838U priority Critical patent/JPH0452997Y2/ja
Publication of JPS6444637U publication Critical patent/JPS6444637U/ja
Application granted granted Critical
Publication of JPH0452997Y2 publication Critical patent/JPH0452997Y2/ja
Expired legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched

Landscapes

  • Lead Frames For Integrated Circuits (AREA)
  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
  • Die Bonding (AREA)

Description

【考案の詳細な説明】 〔産業上の利用分野〕 本考案は、ICチツプなどの半導体素子を搭載
した半導体装置に係り、特にプリント基板とその
上に配置する封止枠体の連結構造に関するもので
ある。
[Detailed description of the invention] [Industrial application field] The present invention relates to a semiconductor device equipped with a semiconductor element such as an IC chip, and particularly relates to a connection structure between a printed circuit board and a sealing frame disposed thereon. It is.

〔従来技術〕[Prior art]

第7図は、従来のプラスチツクパツケージ型半
導体装置の断面図である。同図に示すようにプリ
ント基板51の所定位置にはICチツプ52が塔
載され、プリント基板51上にパターンニングさ
れた導電層53と前記ICチツプ52とはボンデ
ングワイヤ54によつてそれぞれ接続されてい
る。ICチツプ52やボンデングワイヤ54を保
護するために、中央部が開口した封止枠体55が
プリント基板51上に配置され、それの中空部に
合成樹脂56を注入して固化することにより、
ICチツプ52ならびに各ボンデングワイヤ54
を合成樹脂56中に埋設して密封していた。
FIG. 7 is a sectional view of a conventional plastic package type semiconductor device. As shown in the figure, an IC chip 52 is mounted on a predetermined position of a printed circuit board 51, and a conductive layer 53 patterned on the printed circuit board 51 and the IC chip 52 are connected by bonding wires 54, respectively. has been done. In order to protect the IC chip 52 and bonding wires 54, a sealing frame 55 with an open center is placed on the printed circuit board 51, and a synthetic resin 56 is injected into the hollow part of the frame and solidified.
IC chip 52 and each bonding wire 54
was buried in synthetic resin 56 and sealed.

なお図中の57はキヤツプ、58はリードピ
ン、59は接着剤である。
In the figure, 57 is a cap, 58 is a lead pin, and 59 is an adhesive.

〔考案が解決しようとする問題点〕[Problem that the invention attempts to solve]

ところでこの従来の半導体装置は、プリント基
板51上に封止枠体55を固定するのに液状の接
着剤59を使用していた。そのため接着剤59の
一部が内側にはみ出して導電層53を覆い、後か
らワイヤ54をボンデングするのに障害となり、
接続の信頼性の点で問題がある。
By the way, this conventional semiconductor device uses a liquid adhesive 59 to fix the sealing frame 55 on the printed circuit board 51. Therefore, a part of the adhesive 59 protrudes inward and covers the conductive layer 53, which becomes an obstacle to bonding the wire 54 later.
There are problems with connection reliability.

また接着剤59が乾燥するまでに時間がかか
り、作業能率が悪いばかりでなく、乾燥するまで
に封止枠55がプリント基板51上からずれてし
まい、外観を損ねることがある。
Furthermore, it takes time for the adhesive 59 to dry, which not only reduces work efficiency, but also causes the sealing frame 55 to shift from the top of the printed circuit board 51 before it dries, which may impair the appearance.

従来、実開昭62−36541号公報に記載されてい
るようなプリント基板におけるモールド用枠体が
提案されている。
Conventionally, a molding frame for a printed circuit board as described in Japanese Utility Model Application Publication No. 62-36541 has been proposed.

このモールド用枠体は、先端部に係止爪を有す
る複数のピンをプリント基板と対向する側に一体
に形成し、プリント基板に設けられた位置決め穴
に前記ピンを圧入することによつて、前記係止爪
をプリント基板の裏側開口縁と係合させて、プリ
ント基板上にモールド用枠体を固定する構造にな
つている。
This molding frame has a plurality of pins having locking claws at their tips integrally formed on the side facing the printed circuit board, and the pins are press-fitted into positioning holes provided in the printed circuit board. The structure is such that the mold frame is fixed onto the printed circuit board by engaging the locking pawl with the rear opening edge of the printed circuit board.

この提案により、今までのプリント基板とモー
ルド用枠体とを接着剤で接合していたものに比べ
て作業性の向上を図ることは出来たが、次のよう
な欠点を有している。
Although this proposal has improved workability compared to the conventional method in which the printed circuit board and the mold frame were bonded together using an adhesive, it has the following drawbacks.

前記モールド用枠体底面と前記係止爪との間
隔は一定であるから、プリント基板の板厚が薄
くなつた場合、プリント基板上にモールド用枠
体を取り付けても、両者の間にがたが生じる。
そのためにモールド用枠体内に流し込んだ合成
樹脂がプリント基板とモールド用枠体との隙間
を通つて外側に流出することがある。
Since the distance between the bottom surface of the molding frame and the locking pawl is constant, when the thickness of the printed circuit board becomes thinner, even if the molding frame is mounted on the printed circuit board, there will be no play between the two. occurs.
Therefore, the synthetic resin poured into the molding frame may flow out through the gap between the printed circuit board and the molding frame.

このようなことが起こらないようにするため
には、プリント基板の板厚が変更になると、そ
の度毎にモールド用枠体を成形し直して、モー
ルド用枠体底面と係止爪との間隔をプリント基
板の板厚に応じて変更しなければならない。
In order to prevent this from happening, whenever the thickness of the printed circuit board changes, the molding frame must be remolded and the distance between the bottom of the molding frame and the locking claw must be adjusted. must be changed according to the thickness of the printed circuit board.

モールド用枠体は導電パターンが形成されて
いるプリント基板の上面に配置されることか
ら、その枠体を金属で構成することはできず、
一般に電気絶縁性を有する合成樹脂で成形され
る。
Since the molding frame is placed on the top surface of the printed circuit board on which the conductive pattern is formed, the frame cannot be made of metal.
Generally, it is molded from synthetic resin that has electrical insulation properties.

一方、プリント基板の材質としてガラス−エポ
シキ樹脂が常用されているが、これは前記合成樹
脂に比べると硬質である。
On the other hand, glass-epoxy resin is commonly used as a material for printed circuit boards, but it is harder than the synthetic resins.

そのためモールド用枠体のピン(合成樹脂製)
をプリント基板(ガラス−エポキシ樹脂)の位置
決め穴に圧入して貫通させるとき、そのピンが折
れたり、ピンの先端部に形成された係止爪の山の
部分が削られて損耗してしまい、係止爪による係
止効果が減退してプリント基板から外れ易いなど
の欠点を有している。
Therefore, the pin for the mold frame (made of synthetic resin)
When the pin is press-fitted into the positioning hole of the printed circuit board (glass-epoxy resin), the pin may break or the ridge of the locking claw formed at the tip of the pin may be scraped and worn out. The problem is that the locking effect of the locking pawl is reduced and it is easy to come off the printed circuit board.

本考案の目的は、このような従来技術の欠点を
解消し、信頼性が高く、しかも生産性の良好な半
導体装置を提供するにある。
An object of the present invention is to eliminate such drawbacks of the prior art and provide a semiconductor device with high reliability and good productivity.

〔問題点を解決するための手段〕[Means for solving problems]

前述の目的を達成るため、本考案は、半導体素
子を塔載したプリント基板上に封止枠体を載置
し、その封止枠体の開口部内に樹脂を注入して、
固化することにより前記半導体素子を封止する構
造の半導体装置において、 前記封止枠体ならびにプリント基板に、両者を
重合した際に互に連通する第1の透孔ならびに第
2の透孔をそれぞれ形成し、その封止枠体に設け
られた第1の透孔よりも外寸が若干大きい第1の
突部と、前記プリント基板に設けられた第2の透
孔よりも外寸が若干大きくかつピン周面からの突
出長さが前記第1の突部のピン周面からの突出長
さよりも短い2の突部とをリードピンにそれぞれ
設け、そのリードピンを封止枠体の第1の透孔側
からプリント基板の第2の透孔側に向けて圧入す
ることにより、前記第1の突部を第1の透孔内周
部に食い込ませ、第2の突部を第2の透孔内周部
に食い込ませて、そのリードピンによつて封止枠
体とプリント基板とを一体に連結したことを特徴
とするものである。
In order to achieve the above-mentioned object, the present invention places a sealing frame on a printed circuit board on which a semiconductor element is mounted, and injects a resin into the opening of the sealing frame.
In a semiconductor device having a structure in which the semiconductor element is sealed by solidification, the sealing frame and the printed circuit board are provided with a first through hole and a second through hole, respectively, which communicate with each other when both are superposed. a first protrusion that is slightly larger in outer size than a first through hole provided in the sealing frame; and a first protrusion that is slightly larger in outer size than a second through hole provided in the printed circuit board. and two protrusions whose protrusion lengths from the pin peripheral surface are shorter than the protrusion length from the pin circumferential surface of the first protrusion, respectively, are provided on the lead pin, and the lead pin is attached to the first transparent portion of the sealing frame. By press-fitting from the hole side toward the second through hole side of the printed circuit board, the first protrusion bites into the inner peripheral part of the first through hole, and the second protrusion is inserted into the second through hole. This is characterized in that the sealing frame and the printed circuit board are integrally connected by the lead pins that bite into the inner peripheral portion.

〔実施例〕〔Example〕

次に本考案の実施例を図面ととに説明する。第
1図は実施例に係る半導体装置の断面図、第2図
はその半導体装置に用いられるリードピンの拡大
側面図、第3図ならびに第4図はその半導体装置
の組立順序の一部を説明するための断面図、第5
図ならびに第6図はリードピンの変形例を示す正
面図ならびに側面図である。
Next, embodiments of the present invention will be described with reference to the drawings. FIG. 1 is a cross-sectional view of a semiconductor device according to an embodiment, FIG. 2 is an enlarged side view of a lead pin used in the semiconductor device, and FIGS. 3 and 4 explain part of the assembly order of the semiconductor device. Sectional view for, 5th
This figure and FIG. 6 are a front view and a side view showing a modified example of the lead pin.

プリント基板1は例えばガラス−エポシキ樹脂
からなり、それのほぼ中央部にはICチツプ2を
塔載するために凹部が設けられている。また上面
には、導電層3が所定の形状にパターンニングさ
れている。ICチツプ2と導電層3は、ボンデン
グワイヤ5によつて電気的に接続されている。
The printed circuit board 1 is made of, for example, glass-epoxy resin, and has a recessed portion approximately in the center thereof for mounting the IC chip 2 thereon. Further, on the upper surface, a conductive layer 3 is patterned into a predetermined shape. The IC chip 2 and the conductive layer 3 are electrically connected by a bonding wire 5.

プリント基板1上には、それと同じようにガラ
ス−エポキシ樹脂からなる封止枠体4が配置、固
定され、その封止枠体4の中空部に例えばエポシ
キ系樹脂、シリコーン系樹脂、紫外線硬化樹脂な
どからなる合成樹脂6が注入して固化され、前述
のICチツプ2ならびにボンデングワイヤ5を気
密に埋設する。さらに封止枠体4の上には平板状
のキヤツプ7が装着、固定される。
A sealing frame 4 made of glass-epoxy resin is placed and fixed on the printed circuit board 1 in the same way, and the hollow part of the sealing frame 4 is filled with, for example, epoxy resin, silicone resin, or ultraviolet curing resin. A synthetic resin 6 made of, for example, is injected and solidified, and the aforementioned IC chip 2 and bonding wire 5 are buried airtightly. Furthermore, a flat cap 7 is attached and fixed onto the sealing frame 4.

プリント基板1に対する封止枠体4の固定は、
多数のリードピン8によつてなされる。次にこの
固定方法について説明する。
Fixing of the sealing frame 4 to the printed circuit board 1 is as follows:
This is done using a large number of lead pins 8. Next, this fixing method will be explained.

第2図に示すように、リードピン8の頭部には
第1環状突部9が、またそれより若干下端部側に
第2環状突部10がそれぞれ形成されている。一
方、第3図に示すように、封止枠体4とプリント
基板1とを重ね合わせた際に互に連通するよう
に、封止枠体4に第1透孔11が、またプリント
基板1に第2透孔12がそれぞれ形成されてい
る。なお、前記第1環状突部9の外径D1と、第
2環状突部10の外径D2と、第1透孔11の内
径D3と、第2透孔12の内径D4と、リードピン
8のピン径D5とは、D1>D3>D2>D4≧D5の関
係になるように設計されている。
As shown in FIG. 2, a first annular protrusion 9 is formed on the head of the lead pin 8, and a second annular protrusion 10 is formed slightly on the lower end side of the first annular protrusion 9. On the other hand, as shown in FIG. 3, the sealing frame 4 has a first through hole 11, and the printed circuit board 1 has a first through hole 11 so as to communicate with each other when the sealing frame 4 and the printed circuit board 1 are overlapped. A second through hole 12 is formed in each. Note that the outer diameter D1 of the first annular protrusion 9, the outer diameter D2 of the second annular protrusion 10, the inner diameter D3 of the first through hole 11, the inner diameter D4 of the second through hole 12, and the outer diameter D2 of the second annular protrusion 10, The pin diameter D5 is designed to have a relationship of D1>D3>D2>D4≧D5.

第3図に示すように、最初、プリント基板1と
封止枠体4とを、第1透孔11と第2透孔12の
センターが合うように重ね合わせる。次に各リー
ドピン8の第1環状突部9を上にして、第1透孔
11の方からそれぞれ挿入される。
As shown in FIG. 3, first, the printed circuit board 1 and the sealing frame 4 are placed one on top of the other so that the centers of the first through hole 11 and the second through hole 12 are aligned. Next, each lead pin 8 is inserted from the first through hole 11 with the first annular protrusion 9 facing upward.

このようにして挿入すると第4図に示すよう
に、リードピン8の第2環状突部10より下の部
分がプリント基板1の第2透孔12内に挿入さ
れ、第2環状突部10が封止枠体4の第1透孔1
1内に収められ、第1環状突部9は封止枠体4よ
り上方に突出した状態で、リードピン8が立つた
まま保持される。
When inserted in this way, as shown in FIG. 4, the portion of the lead pin 8 below the second annular protrusion 10 is inserted into the second through hole 12 of the printed circuit board 1, and the second annular protrusion 10 is sealed. First through hole 1 of retaining frame body 4
1, and the first annular protrusion 9 protrudes upward from the sealing frame 4, and the lead pin 8 is held in an upright position.

ついでこれらを第2透孔12と対向する位置に
大径の逃げ穴13を有する基台14上に載せ、プ
レス15によつて各リードピン8を一斎にプリン
ト基板1側に打ち込む。これによつて第1環状突
部9が封止枠体4に設けられた第1透孔11の内
周部に強固に食い込み、一方、第2環状突部10
が第2透孔12の内周部に強固に食い込む。この
ようにリードピン8を圧入することにより、それ
を介して封止枠体4とプリント基板1とを一体に
連結することができる。
Next, these are placed on a base 14 having a large-diameter escape hole 13 at a position facing the second through hole 12, and each lead pin 8 is driven into the printed circuit board 1 side in one stroke using a press 15. As a result, the first annular protrusion 9 firmly bites into the inner peripheral part of the first through hole 11 provided in the sealing frame 4, while the second annular protrusion 10
firmly bites into the inner circumference of the second through hole 12. By press-fitting the lead pin 8 in this manner, the sealing frame 4 and the printed circuit board 1 can be integrally connected via the lead pin 8.

このようにして連結した後の工程は従来と同様
なので、それらの説明は省略する。
The steps after connecting in this manner are the same as those of the conventional art, so their explanation will be omitted.

第5図ならびに第6図はリードピン8の変形例
を示す図で、この例の場合、リードピン8の途中
の一部を機械的に潰して、ほぼ平板状の突出部1
6を形成している。この突出部16が前記実施例
の第2環状突部10に相当するもので、それの外
寸Lは、D3>L>D4の関係になるように設計さ
れている。
5 and 6 are views showing modified examples of the lead pin 8. In this example, a part of the lead pin 8 is mechanically crushed to form a substantially flat protrusion 1.
6 is formed. This protrusion 16 corresponds to the second annular protrusion 10 of the embodiment described above, and its outer dimension L is designed to satisfy the relationship D3>L>D4.

また、リードピンの頭部を潰してほぼ平板状の
突出部を形成してもよく、要はリードピンに第1
の突部と第2の突部とを形成すればよいので、そ
れら突部の形状については適宜変更することがで
きる。
Alternatively, the head of the lead pin may be crushed to form a substantially flat protrusion, in short, the first
Since it is sufficient to form the protrusion and the second protrusion, the shapes of these protrusions can be changed as appropriate.

前述のようにリードピンによつて封止枠体とプ
リント基板とを一体に連結するのであるから、リ
ードピンを複数列設してリードピン列を構成し、
このリードピン列が半導体素子を間にして対向す
るように配置すれば、すなわち、半導体素子を間
にして左右にリードピン列を設けたり、あるいは
半導体素子を取り囲むようにしてリードピン列を
平面から見て四角形状に配置すれば、封止枠体と
プリント基板の連結力が安定にかつ強固になる。
As mentioned above, since the sealing frame and the printed circuit board are integrally connected by the lead pins, multiple rows of lead pins are provided to constitute the lead pin rows,
If these lead pin rows are arranged to face each other with the semiconductor element in between, that is, the lead pin rows can be arranged on the left and right with the semiconductor element in between, or the lead pin rows can be arranged so as to surround the semiconductor element so that the lead pin rows are square when viewed from the top. By arranging them in this shape, the connection force between the sealing frame and the printed circuit board becomes stable and strong.

また前記実施例で述べたように、封止枠体とプ
リント基板とを同じ材質のもので構成すれば、線
膨張係数が同じであるから、熱変化をともなつて
も封止枠体とプリント基板との間の歪が生じるよ
うなことがない。実施例ではプリント基板と封止
枠体とを同材質のもので構成したが、両者の線膨
張係数がほぼ同じであれば異種材質でもよい。ま
た熱変化が少ない条件で使用する場合は、プリン
ト基板と封止枠体はどのような材質のものでもよ
い。
Furthermore, as described in the above embodiment, if the sealing frame and the printed circuit board are made of the same material, their linear expansion coefficients are the same, so even if thermal changes occur, the sealing frame and the printed circuit board There is no possibility of distortion occurring between the substrate and the substrate. In the embodiment, the printed circuit board and the sealing frame are made of the same material, but they may be made of different materials as long as they have substantially the same coefficient of linear expansion. Further, when used under conditions with little thermal change, the printed circuit board and the sealing frame may be made of any material.

前記実施例ではプリント基板の材質としてガラ
ス−エポキシ樹脂の複合材を用いたが、これに限
定されるものではなく、どのような材質のもので
もよい。
In the above embodiment, a glass-epoxy resin composite material was used as the material of the printed circuit board, but the material is not limited to this, and any material may be used.

前記実施例ではプリント基板に凹部を設けて、
その内側に半導体素子を配置したが、これに限定
されるものではなく、例えば導電層上に直接接着
することもでき、また、片面板、両面板ならびに
多層板などに本考案を適用することができる。
In the above embodiment, a recess is provided in the printed circuit board,
Although the semiconductor element is placed inside it, it is not limited to this, for example, it can be directly bonded onto the conductive layer, and the present invention can be applied to single-sided boards, double-sided boards, multilayer boards, etc. can.

さらに前記実施例ではキヤツプを用いた実施例
について説明したが、キヤツプを用いないものに
も本考案を適用することができる。
Further, in the above embodiments, an embodiment using a cap has been described, but the present invention can also be applied to an embodiment that does not use a cap.

〔考案の効果〕[Effect of idea]

本考案は前述のような構成になつており、従来
のように接着剤を使用しないため、接着剤のはみ
出しによる導電層とワイヤボンデイグとの接続不
良を生じたりすることがなく、信頼性の向上が図
れる。また封止枠体とプリント基板との一体化が
極めて短時間に行なわれるから、作業能率も大幅
に改善される。さらに第1の突部を第1の透孔内
周部に食い込ませ、第2の突部を第2の透孔内周
部に食い込ませる構造であるから、プリント基板
の板厚が多少変わつても突部の食い込み位置が変
更になる程度であるから、従来提案されたものの
ように、プリント基板とモールド用枠体との間に
がたが生じて、そこからモールド用合成樹脂が流
出することや、プリント基板の板厚の変更に応じ
て、モールド用枠体底面と係止爪との間隔を変更
しなければならなかつたり、ピンが折れたり、係
止爪が損耗して係止効果が無くなるという欠点が
解消される。
The present invention has the above-mentioned structure, and since no adhesive is used unlike conventional methods, there is no possibility of poor connection between the conductive layer and the wire bonding due to adhesive extrusion, resulting in improved reliability. I can figure it out. Further, since the sealing frame and the printed circuit board can be integrated in an extremely short time, work efficiency is greatly improved. Furthermore, since the structure is such that the first protrusion bites into the inner periphery of the first through hole, and the second protrusion bites into the inner periphery of the second through hole, the thickness of the printed circuit board changes somewhat. However, since the biting position of the protrusion only changes, unlike the previously proposed method, there is no possibility that play will occur between the printed circuit board and the mold frame, and the synthetic resin for the mold will flow out from there. In addition, the distance between the bottom of the mold frame and the locking pawl may need to be changed in response to changes in the thickness of the printed circuit board, or the pin may break or the locking pawl may become worn out, causing the locking effect to deteriorate. The disadvantage of being lost is eliminated.

さらに、第2の突部のピン周面からの突出長さ
を第1の突部のピン周面からの突出長さよりも短
くして、そのリードピンを封止枠体の第1の透孔
側からプリント基板の第2の透孔側に向けて圧入
するため、第2の突部が封止枠体の第1の透孔を
通るときに孔が大きくなつて、第1の透孔内周面
に対する第1の突部の食い込みが弱くなるという
ことがなく、第1の突部と封止枠体の結合が強固
である。
Furthermore, the length of the second protrusion from the pin circumferential surface is made shorter than the protrusion length of the first protrusion from the pin circumferential surface, and the lead pin is placed on the first through-hole side of the sealing frame. Since the second protrusion is press-fitted toward the second through-hole side of the printed circuit board, when the second protrusion passes through the first through-hole of the sealing frame, the hole becomes larger and the inner periphery of the first through-hole becomes larger. The first protrusion does not bite into the surface weakly, and the first protrusion and the sealing frame are firmly connected.

このようなことから、生産性の良好な半導体装
置を提供することができる。
Because of this, it is possible to provide a semiconductor device with good productivity.

【図面の簡単な説明】[Brief explanation of drawings]

第1図は本考案の実施例に係る半導体装置の断
面図、第2図はその半導体装置に用いられるリー
ドピンの拡大側面図、第3図ならびに第4図はそ
の半導体装置の組立順序の一部を説明するための
断面図、第5図ならびに第6図はリードピンの変
形例を示す正面図ならびに側面図、第7図は従来
の半導体装置の断面図である。 1……プリント基板、2……ICチツプ、3…
…導電層、4……封止枠体、5……ボンデイグワ
イヤ、6……合成樹脂、7……キヤツプ、8……
リードピン、9……第1環状突部、10……第2
環状突部、11……第1透孔、12……第2透
孔、16……突出部。
FIG. 1 is a sectional view of a semiconductor device according to an embodiment of the present invention, FIG. 2 is an enlarged side view of a lead pin used in the semiconductor device, and FIGS. 3 and 4 are part of the assembly sequence of the semiconductor device. 5 and 6 are front and side views showing modified examples of lead pins, and FIG. 7 is a sectional view of a conventional semiconductor device. 1...Printed circuit board, 2...IC chip, 3...
...Conductive layer, 4... Sealing frame, 5... Bonding wire, 6... Synthetic resin, 7... Cap, 8...
Lead pin, 9...first annular protrusion, 10...second
Annular protrusion, 11...first through hole, 12...second through hole, 16...protrusion.

Claims (1)

【実用新案登録請求の範囲】 (1) 半導体素子を搭載したプリント基板上に封止
枠体を載置し、その封止枠体の開口部内に樹脂
を注入して固化することにより前記半導体素子
を封止する構造の半導体装置において、 前記封止枠体ならびにプリント基板に、両者
を重合した際に互いに連通する第1の透孔なら
びに第2の透孔をそれぞれ形成し、 その封止枠体に設けられた第1の透孔よりも
外寸が若干大きい第1の突部と、前記プリント
基板に設けられた第2の透孔よりも外寸が若干
大きくかつピン周面からの突出長さが前記第1
の突部のピン周面からの突出長さよりも短い第
2の突部とをリードピンにそれぞれ設け、 そのリードピンを封止枠体の第1の透孔側か
らプリント基板の第2の透孔側に向けて圧入す
ることにより、前記第1の突部を第1の透孔内
周部に食い込ませ、第2の突部を第2の透孔内
周部に食い込ませて、そのリードピンによつて
封止枠体とプリント基板とを一体に連結したこ
とを特徴とする半導体装置。 (2) 実用新案登録請求の範囲第(1)項記載におい
て、前記第1の突部ならびに第2の突部が環状
突部であることを特徴とする半導体装置。 (3) 実用新案登録請求の範囲第(1)項記載におい
て、前記リードピンが複数列設されてリードピ
ン列を構成し、そのリードピン列が前記半導体
素子を間にして対向していることを特徴とする
半導体装置。 (4) 実用新案登録請求の範囲第(1)項記載におい
て、前記封止枠体とプリント基板が同じ材質の
ものから構成されていることを特徴とする半導
体装置。
[Claims for Utility Model Registration] (1) A sealing frame is placed on a printed circuit board on which a semiconductor element is mounted, and a resin is injected into the opening of the sealing frame and solidified. In a semiconductor device having a structure for sealing, the sealing frame and the printed circuit board are each formed with a first through hole and a second through hole that communicate with each other when both are superposed, and the sealing frame is sealed. a first protrusion having an outer dimension slightly larger than the first through hole provided in the printed circuit board, and a first protrusion having an outer dimension slightly larger than the second through hole provided in the printed circuit board and a protruding length from the pin circumferential surface. Sasa said first
A second protrusion shorter than the protrusion length from the pin peripheral surface is provided on each lead pin, and the lead pin is moved from the first through-hole side of the sealing frame to the second through-hole side of the printed circuit board. By press-fitting the lead pin toward A semiconductor device characterized in that a sealing frame and a printed circuit board are integrally connected. (2) Utility Model Registration Claim 1: The semiconductor device according to claim (1), wherein the first protrusion and the second protrusion are annular protrusions. (3) Utility model registration Claim (1), characterized in that the lead pins are provided in a plurality of rows to form a lead pin row, and the lead pin rows face each other with the semiconductor element in between. semiconductor devices. (4) The semiconductor device according to claim (1) of the utility model registration, characterized in that the sealing frame and the printed circuit board are made of the same material.
JP1987138838U 1987-09-12 1987-09-12 Expired JPH0452997Y2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1987138838U JPH0452997Y2 (en) 1987-09-12 1987-09-12

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1987138838U JPH0452997Y2 (en) 1987-09-12 1987-09-12

Publications (2)

Publication Number Publication Date
JPS6444637U JPS6444637U (en) 1989-03-16
JPH0452997Y2 true JPH0452997Y2 (en) 1992-12-14

Family

ID=31401547

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1987138838U Expired JPH0452997Y2 (en) 1987-09-12 1987-09-12

Country Status (1)

Country Link
JP (1) JPH0452997Y2 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2007294993A (en) * 1994-03-11 2007-11-08 Quantum Leap Packaging Inc Assembling type semiconductor chip carrier

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6236541U (en) * 1985-08-20 1987-03-04

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2007294993A (en) * 1994-03-11 2007-11-08 Quantum Leap Packaging Inc Assembling type semiconductor chip carrier

Also Published As

Publication number Publication date
JPS6444637U (en) 1989-03-16

Similar Documents

Publication Publication Date Title
US6320270B1 (en) Semiconductor device and method of producing the same
US5091341A (en) Method of sealing semiconductor device with resin by pressing a lead frame to a heat sink using an upper mold pressure member
US6258630B1 (en) Resin-sealed semiconductor device having island for mounting semiconductor element coupled to heat spreader
KR19990068199A (en) Package for semiconductor device having frame-shaped mold part and fabricating method thereof
JP3542297B2 (en) Semiconductor device package and method of manufacturing the same
JPH0452997Y2 (en)
JP2829567B2 (en) Chip mounted LED
JPH0715918B2 (en) Lead structure for semiconductor chip mounting
JP3281859B2 (en) Manufacturing method of hybrid integrated circuit device
JPH11186481A (en) Lead frame
JPH0936155A (en) Manufacture of semiconductor device
JPS611042A (en) Semiconductor device
JPH03280453A (en) Semiconductor device and manufacture thereof
US5256903A (en) Plastic encapsulated semiconductor device
US6310389B1 (en) Semiconductor package
JPH0888292A (en) One side resin-sealed semiconductor package, one side-resin sealed semiconductor device and manufacture thereof
JPH06342816A (en) Semiconductor device, method of manufacturing the same, and lead frame used therefor
JP3281864B2 (en) Manufacturing method of hybrid integrated circuit device
JP3213578B2 (en) Manufacturing method of hybrid integrated circuit device
KR0128257Y1 (en) Ccd package
JPH0142344Y2 (en)
JPH07135271A (en) Substrate for semiconductor device and semiconductor device
JPH02202042A (en) Resin-sealed semiconductor device
JPH0241866Y2 (en)
JP3213579B2 (en) Manufacturing method of hybrid integrated circuit device