JPH0447345B2 - - Google Patents
Info
- Publication number
- JPH0447345B2 JPH0447345B2 JP61297149A JP29714986A JPH0447345B2 JP H0447345 B2 JPH0447345 B2 JP H0447345B2 JP 61297149 A JP61297149 A JP 61297149A JP 29714986 A JP29714986 A JP 29714986A JP H0447345 B2 JPH0447345 B2 JP H0447345B2
- Authority
- JP
- Japan
- Prior art keywords
- control circuit
- serial communication
- communication control
- data
- processor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
- G06F13/28—Handling requests for interconnection or transfer for access to input/output bus using burst mode transfer, e.g. direct memory access DMA, cycle steal
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Bus Control (AREA)
- Computer And Data Communications (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP61297149A JPS63149751A (ja) | 1986-12-12 | 1986-12-12 | 直接メモリアクセス制御回路の半二重通信方式 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP61297149A JPS63149751A (ja) | 1986-12-12 | 1986-12-12 | 直接メモリアクセス制御回路の半二重通信方式 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS63149751A JPS63149751A (ja) | 1988-06-22 |
| JPH0447345B2 true JPH0447345B2 (enrdf_load_stackoverflow) | 1992-08-03 |
Family
ID=17842834
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP61297149A Granted JPS63149751A (ja) | 1986-12-12 | 1986-12-12 | 直接メモリアクセス制御回路の半二重通信方式 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS63149751A (enrdf_load_stackoverflow) |
-
1986
- 1986-12-12 JP JP61297149A patent/JPS63149751A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS63149751A (ja) | 1988-06-22 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPH0435098B2 (enrdf_load_stackoverflow) | ||
| JP3059520B2 (ja) | データ処理装置及びファクシミリ装置 | |
| US5566345A (en) | SCSI bus capacity expansion controller using gating circuits to arbitrate DMA requests from a plurality of disk drives | |
| US5611056A (en) | Method for controlling the expansion of connections to a SCSI bus | |
| JPH0447345B2 (enrdf_load_stackoverflow) | ||
| US5125079A (en) | Method for controlling the data transmission of a central unit interfacing control circuit and circuit arrangement for the implementation of the method | |
| JPS615361A (ja) | 通信インタフエイス回路 | |
| JP2564550B2 (ja) | 統合交換機 | |
| JPS6055752A (ja) | パケツト処理方式 | |
| JPS63213053A (ja) | デ−タ転送方式 | |
| JP2533152B2 (ja) | 直接メモリアクセス状態判定回路 | |
| JPS61186046A (ja) | 端末接続制御方式 | |
| JPH03290750A (ja) | Ｄｍａ転送方法 | |
| JPS61133461A (ja) | Ｄｍａ転送制御方式 | |
| JPH0630486B2 (ja) | 半二重通信の送受信制御方式 | |
| JPS58213336A (ja) | 通信制御装置 | |
| JPH02170253A (ja) | データ処理装置の入出力制御方式 | |
| JPH0636519B2 (ja) | 二重化制御方式 | |
| JPS60196866A (ja) | デ−タ処理装置 | |
| JPH03113554A (ja) | データ転送方式 | |
| JPH0154730B2 (enrdf_load_stackoverflow) | ||
| JPH04342343A (ja) | データ転送システムおよびシリアルデータコントローラ | |
| JPH08320842A (ja) | データ転送制御システム | |
| JPS63206050A (ja) | デ−タ転送方法 | |
| JPS61166670A (ja) | サ−ビスプロセツサバス切り替え方式 |