JPH0439953B2 - - Google Patents
Info
- Publication number
- JPH0439953B2 JPH0439953B2 JP61075032A JP7503286A JPH0439953B2 JP H0439953 B2 JPH0439953 B2 JP H0439953B2 JP 61075032 A JP61075032 A JP 61075032A JP 7503286 A JP7503286 A JP 7503286A JP H0439953 B2 JPH0439953 B2 JP H0439953B2
- Authority
- JP
- Japan
- Prior art keywords
- pulse
- slice level
- signal
- counter
- width
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Landscapes
- Television Systems (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP7503286A JPS62231575A (ja) | 1986-03-31 | 1986-03-31 | 文字放送におけるスライスレベルの補正回路 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP7503286A JPS62231575A (ja) | 1986-03-31 | 1986-03-31 | 文字放送におけるスライスレベルの補正回路 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS62231575A JPS62231575A (ja) | 1987-10-12 |
JPH0439953B2 true JPH0439953B2 (enrdf_load_stackoverflow) | 1992-07-01 |
Family
ID=13564439
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP7503286A Granted JPS62231575A (ja) | 1986-03-31 | 1986-03-31 | 文字放送におけるスライスレベルの補正回路 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS62231575A (enrdf_load_stackoverflow) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0531549B1 (en) * | 1991-03-25 | 1997-09-10 | Matsushita Electric Industrial Co., Ltd. | Circuit for slicing data |
US5666167A (en) * | 1992-09-15 | 1997-09-09 | Thomson Consumer Electronics, Inc. | Bias control apparatus for a data slicer in an auxiliary video information decoder |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5647730B2 (enrdf_load_stackoverflow) * | 1975-01-29 | 1981-11-11 |
-
1986
- 1986-03-31 JP JP7503286A patent/JPS62231575A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS62231575A (ja) | 1987-10-12 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4233591A (en) | Digital-to-analog converter of the pulse width modulation type | |
JPS59105791A (ja) | デイジタルテレビジヨン受像機 | |
GB2090707A (en) | Analogue-to-digital converter circuit | |
JPH0439953B2 (enrdf_load_stackoverflow) | ||
EP0735374A2 (en) | Time counting circuit and counter circuit | |
US4365308A (en) | Method for the time correction of a digital switching signal | |
US5142365A (en) | Circuit for controlling contrast in a digital television receiver | |
US4875044A (en) | Digital limiting circuit | |
JP2857396B2 (ja) | 同期信号発生回路 | |
JPS6157128A (ja) | A−d変換器 | |
JPH0777350B2 (ja) | D/a変換器のグリッチ発生抑止回路 | |
JPH06125274A (ja) | A/dコンバータの冗長性機能試験回路およびその方法 | |
JPH11234540A (ja) | 映像信号処理装置 | |
KR100188914B1 (ko) | 듀오바이너리신호 복호기 | |
JPH024535Y2 (enrdf_load_stackoverflow) | ||
JP2568055Y2 (ja) | テレビジョン信号のクランプ装置 | |
JPH05102853A (ja) | A/d変換回路 | |
JP2553795B2 (ja) | ベロシティエラー検出装置 | |
JPS62194740A (ja) | デジタル処理装置 | |
JPH0423515A (ja) | 積分方式d/a変換器 | |
JPH066226A (ja) | アナログ−デジタルコンバータ | |
JPS5928788A (ja) | 色信号エンコ−ダ装置 | |
JPH08139762A (ja) | バイポーラ/ユニポーラ変換回路 | |
JPH02298115A (ja) | クロックデューティ比補正回路 | |
JPS62141822A (ja) | デルタ変調/復調装置におけるデ−タ制御回路 |