JPH0434296B2 - - Google Patents
Info
- Publication number
- JPH0434296B2 JPH0434296B2 JP61004452A JP445286A JPH0434296B2 JP H0434296 B2 JPH0434296 B2 JP H0434296B2 JP 61004452 A JP61004452 A JP 61004452A JP 445286 A JP445286 A JP 445286A JP H0434296 B2 JPH0434296 B2 JP H0434296B2
- Authority
- JP
- Japan
- Prior art keywords
- layer
- groove
- photopolymer
- semiconductor substrate
- silicon
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
- H10P14/60—Formation of materials, e.g. in the shape of layers or pillars of insulating materials
- H10P14/68—Organic materials, e.g. photoresists
- H10P14/683—Organic materials, e.g. photoresists carbon-based polymeric organic materials, e.g. polyimides, poly cyclobutene or PVC
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
- H10P14/60—Formation of materials, e.g. in the shape of layers or pillars of insulating materials
- H10P14/65—Formation of materials, e.g. in the shape of layers or pillars of insulating materials characterised by treatments performed before or after the formation of the materials
- H10P14/6516—Formation of materials, e.g. in the shape of layers or pillars of insulating materials characterised by treatments performed before or after the formation of the materials of treatments performed after formation of the materials
- H10P14/6536—Formation of materials, e.g. in the shape of layers or pillars of insulating materials characterised by treatments performed before or after the formation of the materials of treatments performed after formation of the materials by exposure to radiation, e.g. visible light
- H10P14/6538—Formation of materials, e.g. in the shape of layers or pillars of insulating materials characterised by treatments performed before or after the formation of the materials of treatments performed after formation of the materials by exposure to radiation, e.g. visible light by exposure to UV light
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
- H10P14/60—Formation of materials, e.g. in the shape of layers or pillars of insulating materials
- H10P14/65—Formation of materials, e.g. in the shape of layers or pillars of insulating materials characterised by treatments performed before or after the formation of the materials
- H10P14/6516—Formation of materials, e.g. in the shape of layers or pillars of insulating materials characterised by treatments performed before or after the formation of the materials of treatments performed after formation of the materials
- H10P14/6536—Formation of materials, e.g. in the shape of layers or pillars of insulating materials characterised by treatments performed before or after the formation of the materials of treatments performed after formation of the materials by exposure to radiation, e.g. visible light
- H10P14/6539—Formation of materials, e.g. in the shape of layers or pillars of insulating materials characterised by treatments performed before or after the formation of the materials of treatments performed after formation of the materials by exposure to radiation, e.g. visible light by exposure to corpuscular radiation, e.g. exposure to electrons, alpha-particles, protons or ions
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
- H10P14/60—Formation of materials, e.g. in the shape of layers or pillars of insulating materials
- H10P14/69—Inorganic materials
- H10P14/692—Inorganic materials composed of oxides, glassy oxides or oxide-based glasses
- H10P14/6921—Inorganic materials composed of oxides, glassy oxides or oxide-based glasses containing silicon
- H10P14/69215—Inorganic materials composed of oxides, glassy oxides or oxide-based glasses containing silicon the material being a silicon oxide, e.g. SiO2
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
- H10P14/60—Formation of materials, e.g. in the shape of layers or pillars of insulating materials
- H10P14/69—Inorganic materials
- H10P14/692—Inorganic materials composed of oxides, glassy oxides or oxide-based glasses
- H10P14/6921—Inorganic materials composed of oxides, glassy oxides or oxide-based glasses containing silicon
- H10P14/6922—Inorganic materials composed of oxides, glassy oxides or oxide-based glasses containing silicon the material containing Si, O and at least one of H, N, C, F or other non-metal elements, e.g. SiOC, SiOC:H or SiONC
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W10/00—Isolation regions in semiconductor bodies between components of integrated devices
- H10W10/01—Manufacture or treatment
- H10W10/011—Manufacture or treatment of isolation regions comprising dielectric materials
- H10W10/014—Manufacture or treatment of isolation regions comprising dielectric materials using trench refilling with dielectric materials, e.g. shallow trench isolations
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W10/00—Isolation regions in semiconductor bodies between components of integrated devices
- H10W10/10—Isolation regions comprising dielectric materials
- H10W10/17—Isolation regions comprising dielectric materials formed using trench refilling with dielectric materials, e.g. shallow trench isolations
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S430/00—Radiation imagery chemistry: process, composition, or product thereof
- Y10S430/167—X-ray
- Y10S430/168—X-ray exposure process
Landscapes
- Element Separation (AREA)
- Exposure Of Semiconductors, Excluding Electron Or Ion Beam Exposure (AREA)
- Local Oxidation Of Silicon (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US728633 | 1985-04-29 | ||
| US06/728,633 US4665010A (en) | 1985-04-29 | 1985-04-29 | Method of fabricating photopolymer isolation trenches in the surface of a semiconductor wafer |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS61251154A JPS61251154A (ja) | 1986-11-08 |
| JPH0434296B2 true JPH0434296B2 (enFirst) | 1992-06-05 |
Family
ID=24927637
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP61004452A Granted JPS61251154A (ja) | 1985-04-29 | 1986-01-14 | 半導体基板に絶縁体充填分離溝を形成する方法 |
Country Status (4)
| Country | Link |
|---|---|
| US (1) | US4665010A (enFirst) |
| EP (1) | EP0199965B1 (enFirst) |
| JP (1) | JPS61251154A (enFirst) |
| DE (1) | DE3685363D1 (enFirst) |
Families Citing this family (11)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4983545A (en) * | 1987-03-20 | 1991-01-08 | Nec Corporation | Planarization of dielectric films on integrated circuits |
| US4789646A (en) * | 1987-07-20 | 1988-12-06 | North American Philips Corporation, Signetics Division Company | Method for selective surface treatment of semiconductor structures |
| US5135891A (en) * | 1988-01-19 | 1992-08-04 | Mitsubishi Denki Kabushiki Kaisha | Method for forming film of uniform thickness on semiconductor substrate having concave portion |
| US4876217A (en) * | 1988-03-24 | 1989-10-24 | Motorola Inc. | Method of forming semiconductor structure isolation regions |
| US5068959A (en) * | 1988-07-11 | 1991-12-03 | Digital Equipment Corporation | Method of manufacturing a thin film head |
| DE4300765C1 (de) * | 1993-01-14 | 1993-12-23 | Bosch Gmbh Robert | Verfahren zum Planarisieren grabenförmiger Strukturen |
| JP2687948B2 (ja) * | 1995-10-05 | 1997-12-08 | 日本電気株式会社 | 半導体装置の製造方法 |
| US5776660A (en) * | 1996-09-16 | 1998-07-07 | International Business Machines Corporation | Fabrication method for high-capacitance storage node structures |
| KR100228773B1 (ko) * | 1996-12-31 | 1999-11-01 | 김영환 | 반도체소자 및 그 제조방법 |
| FR2766012B1 (fr) * | 1997-07-08 | 2001-01-19 | France Telecom | Procede de minimisation de l'effet de coin par densification de la couche isolante |
| US8136875B2 (en) * | 2009-07-15 | 2012-03-20 | Honda Motor Co., Ltd. | Cup holder and pivoting armrest |
Family Cites Families (12)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4041190A (en) * | 1971-06-29 | 1977-08-09 | Thomson-Csf | Method for producing a silica mask on a semiconductor substrate |
| GB1451623A (en) * | 1973-10-01 | 1976-10-06 | Mullard Ltd | Method of prov8ding a patterned layer of silicon-containing oxide on a substrate |
| US4016017A (en) * | 1975-11-28 | 1977-04-05 | International Business Machines Corporation | Integrated circuit isolation structure and method for producing the isolation structure |
| US4104086A (en) * | 1977-08-15 | 1978-08-01 | International Business Machines Corporation | Method for forming isolated regions of silicon utilizing reactive ion etching |
| JPS6043024B2 (ja) * | 1978-12-30 | 1985-09-26 | 富士通株式会社 | 半導体装置の製造方法 |
| JPS56160050A (en) * | 1980-05-14 | 1981-12-09 | Fujitsu Ltd | Semiconductor device and manufacture thereof |
| US4307180A (en) * | 1980-08-22 | 1981-12-22 | International Business Machines Corp. | Process of forming recessed dielectric regions in a monocrystalline silicon substrate |
| JPS5784138A (en) * | 1980-11-13 | 1982-05-26 | Toshiba Corp | Manufacture of mesa semiconductor device |
| US4385975A (en) * | 1981-12-30 | 1983-05-31 | International Business Machines Corp. | Method of forming wide, deep dielectric filled isolation trenches in the surface of a silicon semiconductor substrate |
| US4427713A (en) * | 1983-01-17 | 1984-01-24 | Rca Corporation | Planarization technique |
| US4568601A (en) * | 1984-10-19 | 1986-02-04 | International Business Machines Corporation | Use of radiation sensitive polymerizable oligomers to produce polyimide negative resists and planarized dielectric components for semiconductor structures |
| US4576834A (en) * | 1985-05-20 | 1986-03-18 | Ncr Corporation | Method for forming trench isolation structures |
-
1985
- 1985-04-29 US US06/728,633 patent/US4665010A/en not_active Expired - Fee Related
-
1986
- 1986-01-14 JP JP61004452A patent/JPS61251154A/ja active Granted
- 1986-03-19 DE DE8686103743T patent/DE3685363D1/de not_active Expired - Lifetime
- 1986-03-19 EP EP86103743A patent/EP0199965B1/en not_active Expired - Lifetime
Also Published As
| Publication number | Publication date |
|---|---|
| DE3685363D1 (de) | 1992-06-25 |
| EP0199965A2 (en) | 1986-11-05 |
| EP0199965A3 (en) | 1989-11-02 |
| JPS61251154A (ja) | 1986-11-08 |
| US4665010A (en) | 1987-05-12 |
| EP0199965B1 (en) | 1992-05-20 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP0098687B1 (en) | Method of manufacturing a semiconductor device including burying an insulating film | |
| JP2553078B2 (ja) | マスク形成方法 | |
| JPH0434296B2 (enFirst) | ||
| JPS6359251B2 (enFirst) | ||
| JPS63107119A (ja) | ステップ絶縁層を有する集積回路の製造方法 | |
| JPH0320064B2 (enFirst) | ||
| JPH0427702B2 (enFirst) | ||
| JPS58116764A (ja) | 半導体装置の製造方法 | |
| KR100253394B1 (ko) | 듀얼 게이트절연막을 가지는 게이트전극의 제조방법 | |
| CA1260627A (en) | Lithographic image size reduction photomask | |
| KR910001193B1 (ko) | 반도체 장치의 제조방법 | |
| JPS5929439A (ja) | 半導体装置の絶縁分離方法 | |
| JPH0231448A (ja) | 半導体装置の製造方法 | |
| JPH04324955A (ja) | 半導体装置の製造方法 | |
| KR0148326B1 (ko) | 반도체 소자의 제조방법 | |
| KR920004909B1 (ko) | 반도체장치의 접속창 형성방법 | |
| JPH05190509A (ja) | エッチング方法 | |
| JPH0322690B2 (enFirst) | ||
| JPH0613459A (ja) | 素子分離方法及び半導体装置 | |
| JPH0225251B2 (enFirst) | ||
| JPS5963739A (ja) | 半導体装置の絶縁分離方法 | |
| JPH0223631A (ja) | 集積回路の製造方法 | |
| JPH065585A (ja) | 半導体装置の製造方法 | |
| JPS6326544B2 (enFirst) | ||
| JPS6322067B2 (enFirst) |