JPH0431205B2 - - Google Patents
Info
- Publication number
- JPH0431205B2 JPH0431205B2 JP59198811A JP19881184A JPH0431205B2 JP H0431205 B2 JPH0431205 B2 JP H0431205B2 JP 59198811 A JP59198811 A JP 59198811A JP 19881184 A JP19881184 A JP 19881184A JP H0431205 B2 JPH0431205 B2 JP H0431205B2
- Authority
- JP
- Japan
- Prior art keywords
- transistor
- type
- type mis
- transistors
- impedance element
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
- H03K19/08—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices
- H03K19/094—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors
- H03K19/0944—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors using MOSFET or insulated gate field-effect transistors, i.e. IGFET
- H03K19/09448—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors using MOSFET or insulated gate field-effect transistors, i.e. IGFET in combination with bipolar transistors [BIMOS]
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Computing Systems (AREA)
- General Engineering & Computer Science (AREA)
- Mathematical Physics (AREA)
- Electronic Switches (AREA)
- Logic Circuits (AREA)
Priority Applications (5)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP59198811A JPS6175618A (ja) | 1984-09-21 | 1984-09-21 | 相補形BiMIS3ステ−トゲ−ト回路 |
| KR1019850003729A KR900000830B1 (ko) | 1984-06-25 | 1985-05-29 | 상보형(相補型) Bi-MIS 게이트 회로 |
| DE8585107427T DE3573970D1 (de) | 1984-06-25 | 1985-06-14 | Complementary bi-mis gate circuit |
| EP85107427A EP0172350B1 (en) | 1984-06-25 | 1985-06-14 | Complementary bi-mis gate circuit |
| US06/746,625 US4751410A (en) | 1984-06-25 | 1985-06-19 | Complementary bi-mis gate circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP59198811A JPS6175618A (ja) | 1984-09-21 | 1984-09-21 | 相補形BiMIS3ステ−トゲ−ト回路 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS6175618A JPS6175618A (ja) | 1986-04-18 |
| JPH0431205B2 true JPH0431205B2 (en:Method) | 1992-05-25 |
Family
ID=16397301
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP59198811A Granted JPS6175618A (ja) | 1984-06-25 | 1984-09-21 | 相補形BiMIS3ステ−トゲ−ト回路 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6175618A (en:Method) |
Families Citing this family (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH01296815A (ja) * | 1988-05-25 | 1989-11-30 | Canon Inc | 半導体集積回路 |
| JPH0490619A (ja) * | 1990-08-03 | 1992-03-24 | Toyota Motor Corp | トライステート出力回路 |
| US5025181A (en) * | 1990-08-31 | 1991-06-18 | Advanced Micro Devices, Inc. | Apparatus for generating digital gating signals in response to a digital data signal |
| US5025182A (en) * | 1990-08-31 | 1991-06-18 | Advanced Micro Devices, Inc. | Digital apparatus for generating gating signals in response to a data signal |
| JP5067463B2 (ja) * | 2010-09-24 | 2012-11-07 | 富士電機株式会社 | ドライブ回路 |
Family Cites Families (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5057161A (en:Method) * | 1973-09-17 | 1975-05-19 | ||
| JPS5060174A (en:Method) * | 1973-09-26 | 1975-05-23 | ||
| JPS5490941A (en) * | 1977-12-26 | 1979-07-19 | Hitachi Ltd | Driving circuit of tristate type |
-
1984
- 1984-09-21 JP JP59198811A patent/JPS6175618A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS6175618A (ja) | 1986-04-18 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US5495184A (en) | High-speed low-power CMOS PECL I/O transmitter | |
| US5650742A (en) | Voltage-level shifter | |
| US4096398A (en) | MOS output buffer circuit with feedback | |
| US4890017A (en) | CMOS-BiCMOS gate circuit | |
| US5019729A (en) | TTL to CMOS buffer circuit | |
| JP3171175B2 (ja) | 差動トライステート発生方法及び差動トライステート回路 | |
| JPH07118642B2 (ja) | レベル変換回路 | |
| JPH03283713A (ja) | 出力回路 | |
| US5148061A (en) | ECL to CMOS translation and latch logic circuit | |
| JP2647014B2 (ja) | BiCMOS論理回路 | |
| US6008667A (en) | Emitter-coupled logic to CMOS logic converter and method of operation | |
| US5656952A (en) | All-MOS differential high speed output driver for providing positive-ECL levels into a variable load impedance | |
| US5880617A (en) | Level conversion circuit and semiconductor integrated circuit | |
| JPH0653807A (ja) | ラッチを組込んだcmos−ecl変換器 | |
| JPH06216745A (ja) | 電源依存入力バッファ | |
| JP2865256B2 (ja) | バイポーラ・mos論理回路 | |
| JPH0431205B2 (en:Method) | ||
| US5485106A (en) | ECL to CMOS converter | |
| JPH04335297A (ja) | 半導体集積回路装置のための入力バッファ回路 | |
| KR920009200B1 (ko) | 바이씨모스 풀 스윙 구동회로 | |
| JPH0677804A (ja) | 出力回路 | |
| US5446400A (en) | GTL compatible BICMOS input stage | |
| US5311082A (en) | CMOS to ECL level translator | |
| JP3320757B2 (ja) | 電圧を変換するための装置及び方法 | |
| JP2864949B2 (ja) | レベル変換回路 |