JPH0430815Y2 - - Google Patents
Info
- Publication number
- JPH0430815Y2 JPH0430815Y2 JP8852786U JP8852786U JPH0430815Y2 JP H0430815 Y2 JPH0430815 Y2 JP H0430815Y2 JP 8852786 U JP8852786 U JP 8852786U JP 8852786 U JP8852786 U JP 8852786U JP H0430815 Y2 JPH0430815 Y2 JP H0430815Y2
- Authority
- JP
- Japan
- Prior art keywords
- flop
- flip
- input
- nand gate
- input signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 230000000694 effects Effects 0.000 description 5
- 230000000630 rising effect Effects 0.000 description 3
- 238000010586 diagram Methods 0.000 description 2
- 230000005540 biological transmission Effects 0.000 description 1
- 238000007796 conventional method Methods 0.000 description 1
- 230000007257 malfunction Effects 0.000 description 1
- 238000000034 method Methods 0.000 description 1
Landscapes
- Manipulation Of Pulses (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP8852786U JPH0430815Y2 (US07754267-20100713-C00017.png) | 1986-06-12 | 1986-06-12 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP8852786U JPH0430815Y2 (US07754267-20100713-C00017.png) | 1986-06-12 | 1986-06-12 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS62201532U JPS62201532U (US07754267-20100713-C00017.png) | 1987-12-22 |
| JPH0430815Y2 true JPH0430815Y2 (US07754267-20100713-C00017.png) | 1992-07-24 |
Family
ID=30946699
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP8852786U Expired JPH0430815Y2 (US07754267-20100713-C00017.png) | 1986-06-12 | 1986-06-12 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH0430815Y2 (US07754267-20100713-C00017.png) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO1995028037A1 (fr) * | 1994-04-08 | 1995-10-19 | Mars Technology Institute Co., Ltd. | Porte servant a connecter des circuits logiques numeriques |
-
1986
- 1986-06-12 JP JP8852786U patent/JPH0430815Y2/ja not_active Expired
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO1995028037A1 (fr) * | 1994-04-08 | 1995-10-19 | Mars Technology Institute Co., Ltd. | Porte servant a connecter des circuits logiques numeriques |
Also Published As
| Publication number | Publication date |
|---|---|
| JPS62201532U (US07754267-20100713-C00017.png) | 1987-12-22 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPH0430815Y2 (US07754267-20100713-C00017.png) | ||
| US5525921A (en) | Logic suppression of input and ground spikes for synchronized inputs | |
| JPH0331007B2 (US07754267-20100713-C00017.png) | ||
| JP2614931B2 (ja) | 割込制御回路 | |
| JPH0224279Y2 (US07754267-20100713-C00017.png) | ||
| JPH01311615A (ja) | バイナリデータ保持回路 | |
| JPS6072037U (ja) | シユミツト回路 | |
| JPS639354B2 (US07754267-20100713-C00017.png) | ||
| JPH0258807B2 (US07754267-20100713-C00017.png) | ||
| JPH01126018A (ja) | 論理回路 | |
| JPH05218824A (ja) | パルス幅補正回路 | |
| JPH02170616A (ja) | 論理集積回路 | |
| JP2751716B2 (ja) | 保持回路 | |
| JPH0535817A (ja) | シミユレーシヨン方法 | |
| JPH0232645B2 (US07754267-20100713-C00017.png) | ||
| JPH02143989A (ja) | 半導体記憶装置 | |
| JPS6363215A (ja) | チヤタリング除去装置 | |
| JPS61164323A (ja) | タイミングパルス形成回路 | |
| JPH02203611A (ja) | フリップフロップ回路 | |
| JPH0733028U (ja) | 遅延器 | |
| JPS63211533A (ja) | リレ−制御装置 | |
| JPH04177447A (ja) | データ・バス回路 | |
| JPS60111126U (ja) | リセツト付遅延回路 | |
| JPS61289716A (ja) | 入力同期化回路 | |
| JPH04237209A (ja) | 単安定マルチバイブレータ回路 |
