JPH0426259B2 - - Google Patents
Info
- Publication number
- JPH0426259B2 JPH0426259B2 JP59263378A JP26337884A JPH0426259B2 JP H0426259 B2 JPH0426259 B2 JP H0426259B2 JP 59263378 A JP59263378 A JP 59263378A JP 26337884 A JP26337884 A JP 26337884A JP H0426259 B2 JPH0426259 B2 JP H0426259B2
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- synchronization
- gate
- register
- frame
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04J—MULTIPLEX COMMUNICATION
- H04J3/00—Time-division multiplex systems
- H04J3/02—Details
- H04J3/06—Synchronising arrangements
- H04J3/0602—Systems characterised by the synchronising information used
- H04J3/0605—Special codes used as synchronising signal
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
- Time-Division Multiplex Systems (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP59263378A JPS61140241A (ja) | 1984-12-13 | 1984-12-13 | フレ−ム同期復帰方式 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP59263378A JPS61140241A (ja) | 1984-12-13 | 1984-12-13 | フレ−ム同期復帰方式 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS61140241A JPS61140241A (ja) | 1986-06-27 |
| JPH0426259B2 true JPH0426259B2 (en:Method) | 1992-05-06 |
Family
ID=17388654
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP59263378A Granted JPS61140241A (ja) | 1984-12-13 | 1984-12-13 | フレ−ム同期復帰方式 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS61140241A (en:Method) |
Families Citing this family (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS63131627A (ja) * | 1986-11-20 | 1988-06-03 | Aihon Kk | Pwm時分割多重伝送装置 |
| JPH01138831A (ja) * | 1987-09-25 | 1989-05-31 | Nec Corp | フレーム同期回路 |
| DE3841234A1 (de) * | 1987-12-08 | 1989-08-03 | Toyota Motor Co Ltd | Sperrdifferential |
-
1984
- 1984-12-13 JP JP59263378A patent/JPS61140241A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS61140241A (ja) | 1986-06-27 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPH0426259B2 (en:Method) | ||
| EP0548649B1 (en) | Parallel DS3 AIS/Idle code generator | |
| JPH0748725B2 (ja) | フレーム同期回路 | |
| EP0527636B1 (en) | Counter circuit using Johnson-type counter and applied circuit including the same | |
| JPS6253539A (ja) | フレ−ム同期方式 | |
| JP3072494B2 (ja) | 並列形フレーム同期回路のチャネル選択状態のモニタ回路 | |
| JPS615641A (ja) | フレ−ム同期制御方式 | |
| JPH04298133A (ja) | フレーム同期回路 | |
| JP2695037B2 (ja) | エラーパルス延伸回路 | |
| JP2814484B2 (ja) | フレーム同期方式 | |
| JPH0710047B2 (ja) | 零連誤り検出回路 | |
| JP2985560B2 (ja) | データフォーマット変換器 | |
| JPH01196931A (ja) | 同期検出回路 | |
| JPS62155641A (ja) | フレ−ム同期回路 | |
| GB1393266A (en) | Data transmission synchronising circuits | |
| JP2507514B2 (ja) | ディジタル位相比較器 | |
| SU1273924A2 (ru) | Генератор импульсов со случайной длительностью | |
| JPH01138831A (ja) | フレーム同期回路 | |
| JPH0746143A (ja) | 並列直列変換回路の動作制御方式及び直列並列変換回路の動作制御方式 | |
| JPS62154929A (ja) | 受信デイスタツフ回路 | |
| JPH06125340A (ja) | マルチフレームデータ通信におけるフレーム同期回路 | |
| JPH0115182B2 (en:Method) | ||
| JPS6254257B2 (en:Method) | ||
| JPH01232441A (ja) | パリティ計数回路 | |
| JPS62152029A (ja) | クロツク制御回路 |