JPH0418751B2 - - Google Patents
Info
- Publication number
- JPH0418751B2 JPH0418751B2 JP60296482A JP29648285A JPH0418751B2 JP H0418751 B2 JPH0418751 B2 JP H0418751B2 JP 60296482 A JP60296482 A JP 60296482A JP 29648285 A JP29648285 A JP 29648285A JP H0418751 B2 JPH0418751 B2 JP H0418751B2
- Authority
- JP
- Japan
- Prior art keywords
- clock
- level
- flip
- signal
- circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Landscapes
- Synchronizing For Television (AREA)
- Controls And Circuits For Display Device (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP60296482A JPS62150970A (ja) | 1985-12-24 | 1985-12-24 | 位相同期回路 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP60296482A JPS62150970A (ja) | 1985-12-24 | 1985-12-24 | 位相同期回路 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS62150970A JPS62150970A (ja) | 1987-07-04 |
| JPH0418751B2 true JPH0418751B2 (enrdf_load_stackoverflow) | 1992-03-27 |
Family
ID=17834125
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP60296482A Granted JPS62150970A (ja) | 1985-12-24 | 1985-12-24 | 位相同期回路 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS62150970A (enrdf_load_stackoverflow) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH05199481A (ja) * | 1992-01-23 | 1993-08-06 | Fanuc Ltd | ビデオ信号の位相制御回路 |
Family Cites Families (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS57199370A (en) * | 1981-06-03 | 1982-12-07 | Hitachi Ltd | Synchronizing signal resetting circuit of video camera |
| JPS5892172A (ja) * | 1981-11-28 | 1983-06-01 | Nippon Gakki Seizo Kk | 同期化回路 |
| JPS60206268A (ja) * | 1984-03-30 | 1985-10-17 | Hitachi Ltd | 同期クロツク発生回路 |
-
1985
- 1985-12-24 JP JP60296482A patent/JPS62150970A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS62150970A (ja) | 1987-07-04 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN100426832C (zh) | 成像系统、成像控制器以及垂直同步的方法 | |
| JPS581785B2 (ja) | 陰極線管の表示装置 | |
| JPH01181389A (ja) | 画像処理装置 | |
| EP0392618B1 (en) | Apparatus for generating a horizontal reset signal synchronous with a subcarrier locked clock | |
| JPH0698358A (ja) | デジタル信号用スイッチング装置 | |
| JPH0418751B2 (enrdf_load_stackoverflow) | ||
| US7696801B2 (en) | Reset method for clock triggering digital circuit and related signal generating apparatus utilizing the reset method | |
| US6445420B1 (en) | Apparatus for detecting data in a vertical blanking period of a radio frequency broadcasting signal | |
| JP2001211347A (ja) | タイミング発生器 | |
| JP3108326B2 (ja) | 映像データ取り込み回路 | |
| JP3719831B2 (ja) | 半導体記憶装置 | |
| JP3026502B2 (ja) | パルス発生回路 | |
| KR100266164B1 (ko) | 분할된 화면 동기 구현 방법 및 장치(Method for Emboding Sync of Divided Picture and Apparatus thereof) | |
| KR930003966B1 (ko) | Ntsc/pal겸용 발진주파수 변환회로 | |
| JPS6161755B2 (enrdf_load_stackoverflow) | ||
| JPH05304465A (ja) | 分周クロック発生回路及び画面表示装置 | |
| KR100234318B1 (ko) | 필드 신호 발생장치 | |
| KR0159313B1 (ko) | 수평동기신호 발생회로 | |
| JPS63316569A (ja) | 同期装置 | |
| JPS6281174A (ja) | カウントダウン同期方式偏向回路 | |
| JPH08237235A (ja) | ディジタル通信システム | |
| JPH02202713A (ja) | 同期クロック発生回路 | |
| JPH04227164A (ja) | 垂直同期信号分離回路 | |
| JPH0311394A (ja) | パーソナルコンピュータの同期合わせ回路 | |
| JPS60213181A (ja) | 外部同期回路 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| EXPY | Cancellation because of completion of term |