JPS62150970A - 位相同期回路 - Google Patents
位相同期回路Info
- Publication number
- JPS62150970A JPS62150970A JP60296482A JP29648285A JPS62150970A JP S62150970 A JPS62150970 A JP S62150970A JP 60296482 A JP60296482 A JP 60296482A JP 29648285 A JP29648285 A JP 29648285A JP S62150970 A JPS62150970 A JP S62150970A
- Authority
- JP
- Japan
- Prior art keywords
- clock
- signal
- circuit
- internal
- synchronization
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Synchronizing For Television (AREA)
- Controls And Circuits For Display Device (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP60296482A JPS62150970A (ja) | 1985-12-24 | 1985-12-24 | 位相同期回路 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP60296482A JPS62150970A (ja) | 1985-12-24 | 1985-12-24 | 位相同期回路 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS62150970A true JPS62150970A (ja) | 1987-07-04 |
JPH0418751B2 JPH0418751B2 (enrdf_load_stackoverflow) | 1992-03-27 |
Family
ID=17834125
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP60296482A Granted JPS62150970A (ja) | 1985-12-24 | 1985-12-24 | 位相同期回路 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS62150970A (enrdf_load_stackoverflow) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO1993015498A1 (en) * | 1992-01-23 | 1993-08-05 | Fanuc Ltd | Circuit for controlling phase of video signal |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS57199370A (en) * | 1981-06-03 | 1982-12-07 | Hitachi Ltd | Synchronizing signal resetting circuit of video camera |
JPS5892172A (ja) * | 1981-11-28 | 1983-06-01 | Nippon Gakki Seizo Kk | 同期化回路 |
JPS60206268A (ja) * | 1984-03-30 | 1985-10-17 | Hitachi Ltd | 同期クロツク発生回路 |
-
1985
- 1985-12-24 JP JP60296482A patent/JPS62150970A/ja active Granted
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS57199370A (en) * | 1981-06-03 | 1982-12-07 | Hitachi Ltd | Synchronizing signal resetting circuit of video camera |
JPS5892172A (ja) * | 1981-11-28 | 1983-06-01 | Nippon Gakki Seizo Kk | 同期化回路 |
JPS60206268A (ja) * | 1984-03-30 | 1985-10-17 | Hitachi Ltd | 同期クロツク発生回路 |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO1993015498A1 (en) * | 1992-01-23 | 1993-08-05 | Fanuc Ltd | Circuit for controlling phase of video signal |
US5396295A (en) * | 1992-01-23 | 1995-03-07 | Fanuc Ltd. | Phase control circuit for controlling phase of video signal and sampling clock signal |
Also Published As
Publication number | Publication date |
---|---|
JPH0418751B2 (enrdf_load_stackoverflow) | 1992-03-27 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPH10319932A (ja) | ディスプレイ装置 | |
JPS581785B2 (ja) | 陰極線管の表示装置 | |
JPH0120432B2 (enrdf_load_stackoverflow) | ||
JPH031760A (ja) | 受信テレビジョン信号再生装置 | |
KR100825195B1 (ko) | 수평 수직 동기 신호 생성 회로 | |
JPS62150970A (ja) | 位相同期回路 | |
JP4708528B2 (ja) | 映像信号変換装置 | |
JP2001211347A (ja) | タイミング発生器 | |
JP2017049544A (ja) | 表示システム、表示装置、及び表示システムの制御方法 | |
JPH1056581A (ja) | 表示装置用のpll回路 | |
JP3108326B2 (ja) | 映像データ取り込み回路 | |
KR100266164B1 (ko) | 분할된 화면 동기 구현 방법 및 장치(Method for Emboding Sync of Divided Picture and Apparatus thereof) | |
JPS6161755B2 (enrdf_load_stackoverflow) | ||
JP2713063B2 (ja) | デジタル画像生成装置 | |
JP3108368B2 (ja) | 同期検波回路 | |
JPH0628382B2 (ja) | 垂直同期信号作成回路 | |
JP4646637B2 (ja) | ゲンロック装置 | |
KR100234738B1 (ko) | 액정 프로젝터의 동기 처리 장치 | |
JP2645039B2 (ja) | 位相同期ループ回路 | |
JPH0523018Y2 (enrdf_load_stackoverflow) | ||
JP2011090327A (ja) | 映像信号変換装置 | |
JP4186673B2 (ja) | 2系統映像信号の同期方法及び同期回路 | |
JP2013165313A (ja) | カメラ制御装置 | |
JP2002341851A (ja) | 表示デバイス制御装置 | |
JPH05300470A (ja) | クロック信号生成回路 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
EXPY | Cancellation because of completion of term |