JPH0414504B2 - - Google Patents

Info

Publication number
JPH0414504B2
JPH0414504B2 JP59156803A JP15680384A JPH0414504B2 JP H0414504 B2 JPH0414504 B2 JP H0414504B2 JP 59156803 A JP59156803 A JP 59156803A JP 15680384 A JP15680384 A JP 15680384A JP H0414504 B2 JPH0414504 B2 JP H0414504B2
Authority
JP
Japan
Prior art keywords
laminated substrate
heat dissipation
semiconductor device
semiconductor element
substrate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP59156803A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6135539A (ja
Inventor
Tooru Kamata
Shozo Noguchi
Yasuhiro Kurokawa
Kazuaki Uchiumi
Hideo Takamizawa
Keiichi Yotsuyanagi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Electric Co Ltd filed Critical Nippon Electric Co Ltd
Priority to JP15680384A priority Critical patent/JPS6135539A/ja
Publication of JPS6135539A publication Critical patent/JPS6135539A/ja
Publication of JPH0414504B2 publication Critical patent/JPH0414504B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/12—Mountings, e.g. non-detachable insulating substrates
    • H01L23/14—Mountings, e.g. non-detachable insulating substrates characterised by the material or its electrical properties
    • H01L23/15—Ceramic or glass substrates
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001—Core members of the connector
    • H01L2224/45099—Material
    • H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45144—Gold (Au) as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/1515—Shape
    • H01L2924/15153—Shape the die mounting substrate comprising a recess for hosting the device
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/1517—Multilayer substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/161—Cap
    • H01L2924/1615—Shape
    • H01L2924/16195—Flat cap [not enclosing an internal cavity]

Landscapes

  • Engineering & Computer Science (AREA)
  • Chemical & Material Sciences (AREA)
  • Ceramic Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Cooling Or The Like Of Semiconductors Or Solid State Devices (AREA)
  • Compositions Of Oxide Ceramics (AREA)
  • Ceramic Products (AREA)
JP15680384A 1984-07-27 1984-07-27 半導体装置 Granted JPS6135539A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP15680384A JPS6135539A (ja) 1984-07-27 1984-07-27 半導体装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP15680384A JPS6135539A (ja) 1984-07-27 1984-07-27 半導体装置

Publications (2)

Publication Number Publication Date
JPS6135539A JPS6135539A (ja) 1986-02-20
JPH0414504B2 true JPH0414504B2 (enrdf_load_stackoverflow) 1992-03-13

Family

ID=15635662

Family Applications (1)

Application Number Title Priority Date Filing Date
JP15680384A Granted JPS6135539A (ja) 1984-07-27 1984-07-27 半導体装置

Country Status (1)

Country Link
JP (1) JPS6135539A (enrdf_load_stackoverflow)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE3604075A1 (de) * 1986-02-08 1987-08-13 Bosch Gmbh Robert Verpackung von leistungsbauelementen
JPS6318648A (ja) * 1986-07-11 1988-01-26 Toshiba Corp 窒化アルミニウム回路基板
JPS63244653A (ja) * 1987-03-31 1988-10-12 Toshiba Corp 半導体装置
JPH02192198A (ja) * 1989-01-20 1990-07-27 Nippon Cement Co Ltd Ｉｃチップ搭載多層配線基板
JPH0344310U (enrdf_load_stackoverflow) * 1989-08-31 1991-04-24
JPH09172108A (ja) * 1996-12-24 1997-06-30 Toshiba Corp 窒化アルミニウム回路基板

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS50148965U (enrdf_load_stackoverflow) * 1974-05-27 1975-12-10
JPS54100410A (en) * 1978-01-24 1979-08-08 Tokyo Shibaura Electric Co Ceramic heat conductor
JPS5530815A (en) * 1978-08-25 1980-03-04 Toshiba Corp Semiconductor containing vessel
JPS60178647A (ja) * 1984-02-27 1985-09-12 Toshiba Corp 半導体装置

Also Published As

Publication number Publication date
JPS6135539A (ja) 1986-02-20

Similar Documents

Publication Publication Date Title
US4517584A (en) Ceramic packaged semiconductor device
US4436785A (en) Silver-filled glass
JP3127754B2 (ja) 半導体装置
CA2060239C (en) Glass-aluminum nitride composite material
JPS5896757A (ja) 半導体装置
JPH0515662B2 (enrdf_load_stackoverflow)
JPH0414504B2 (enrdf_load_stackoverflow)
JPH0823145A (ja) ハイブリッドｉｃ用基板
JPS63181399A (ja) 高熱伝導性厚膜多層配線基板
EP0399265A2 (en) Substrate used for fabrication of thick film circuit
JPS6135542A (ja) 樹脂封止型半導体装置
JPS63210043A (ja) 高熱伝導性ガラス−セラミツク複合体
JPH0568877B2 (enrdf_load_stackoverflow)
EP0381242B1 (en) Substrate used for fabrication of thick film circuit
IE53305B1 (en) Silver-filled glass
JPH0570954B2 (enrdf_load_stackoverflow)
JPS59134852A (ja) 集積回路パツケ−ジ
JPS617647A (ja) 回路基板
JPS60178688A (ja) 高熱伝導性回路基板
JPS6243155A (ja) 集積回路パッケ−ジ
JP2506270B2 (ja) 高熱伝導性回路基板及び高熱伝導性外囲器
JPS60241239A (ja) 半導体装置
JP2904621B2 (ja) 金属ベース回路基板
JPH0369189B2 (enrdf_load_stackoverflow)
JPS59165447A (ja) 厚膜混成集積回路