JPH0369189B2 - - Google Patents

Info

Publication number
JPH0369189B2
JPH0369189B2 JP59156801A JP15680184A JPH0369189B2 JP H0369189 B2 JPH0369189 B2 JP H0369189B2 JP 59156801 A JP59156801 A JP 59156801A JP 15680184 A JP15680184 A JP 15680184A JP H0369189 B2 JPH0369189 B2 JP H0369189B2
Authority
JP
Japan
Prior art keywords
integrated circuit
hybrid integrated
thick film
circuit device
film hybrid
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP59156801A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6135555A (ja
Inventor
Tooru Kamata
Shozo Noguchi
Yasuhiro Kurokawa
Kazuaki Uchiumi
Hideo Takamizawa
Keiichi Yotsuyanagi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Electric Co Ltd filed Critical Nippon Electric Co Ltd
Priority to JP15680184A priority Critical patent/JPS6135555A/ja
Publication of JPS6135555A publication Critical patent/JPS6135555A/ja
Publication of JPH0369189B2 publication Critical patent/JPH0369189B2/ja
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D86/00Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates
    • H10D86/80Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple passive components, e.g. resistors, capacitors or inductors
    • H10D86/85Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple passive components, e.g. resistors, capacitors or inductors characterised by only passive components
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00Assemblies consisting of a plurality of semiconductor or other solid state devices
    • H01L25/16Assemblies consisting of a plurality of semiconductor or other solid state devices the devices being of types provided for in two or more different subclasses of H10B, H10D, H10F, H10H, H10K or H10N, e.g. forming hybrid circuits
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Power Engineering (AREA)
  • Parts Printed On Printed Circuit Boards (AREA)
JP15680184A 1984-07-27 1984-07-27 厚膜混成集積回路装置 Granted JPS6135555A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP15680184A JPS6135555A (ja) 1984-07-27 1984-07-27 厚膜混成集積回路装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP15680184A JPS6135555A (ja) 1984-07-27 1984-07-27 厚膜混成集積回路装置

Publications (2)

Publication Number Publication Date
JPS6135555A JPS6135555A (ja) 1986-02-20
JPH0369189B2 true JPH0369189B2 (enrdf_load_stackoverflow) 1991-10-31

Family

ID=15635615

Family Applications (1)

Application Number Title Priority Date Filing Date
JP15680184A Granted JPS6135555A (ja) 1984-07-27 1984-07-27 厚膜混成集積回路装置

Country Status (1)

Country Link
JP (1) JPS6135555A (enrdf_load_stackoverflow)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2787953B2 (ja) * 1989-08-03 1998-08-20 イビデン株式会社 電子回路基板
JPH0379504U (enrdf_load_stackoverflow) * 1989-12-07 1991-08-14
JP2004303466A (ja) 2003-03-28 2004-10-28 Canon Inc ヒータ駆動回路

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS60178688A (ja) * 1984-02-27 1985-09-12 株式会社東芝 高熱伝導性回路基板
JPS60178687A (ja) * 1984-02-27 1985-09-12 株式会社東芝 高熱伝導性回路基板

Also Published As

Publication number Publication date
JPS6135555A (ja) 1986-02-20

Similar Documents

Publication Publication Date Title
US5395679A (en) Ultra-thick thick films for thermal management and current carrying capabilities in hybrid circuits
US4810563A (en) Thermally conductive, electrically insulative laminate
JP3127754B2 (ja) 半導体装置
JP2883787B2 (ja) パワー半導体装置用基板
JP3176815B2 (ja) 半導体装置用基板
JPH06296084A (ja) 高熱伝導体及びこれを備えた配線基板とこれらの製造方法
US20230075200A1 (en) Power module and method for manufacturing same
JPH0369189B2 (enrdf_load_stackoverflow)
JPS5831755B2 (ja) 電気絶縁用基体
JPS617647A (ja) 回路基板
JPH10270613A (ja) 傾斜機能材料を用いた半導体回路基板
JPH0570954B2 (enrdf_load_stackoverflow)
JPH0568877B2 (enrdf_load_stackoverflow)
JPS62272501A (ja) ベリリアの誘電体ヒ−トシンク層を用いた低容量の電力用抵抗素子およびそれの低毒性製造方法
JPH0414504B2 (enrdf_load_stackoverflow)
JPH0320067A (ja) セラミック放熱フィン付半導体装置
JPH0997988A (ja) 熱伝導性コンパウンド
KR100216731B1 (ko) 베릴리아 디비씨 기판을 사용한 전력 반도체 모듈
JP2506270B2 (ja) 高熱伝導性回路基板及び高熱伝導性外囲器
JP3036236B2 (ja) 回路基板
JPH0337310B2 (enrdf_load_stackoverflow)
JP2904621B2 (ja) 金属ベース回路基板
JP3180100B2 (ja) 半導体モジュール
JP2830212B2 (ja) 混成集積回路
JPS61212045A (ja) 半導体装置

Legal Events

Date Code Title Description
EXPY Cancellation because of completion of term